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III-Nitride based devices have made great progress over the past few decades in 
electronics and photonics applications. As the technology and theoretical understanding of the 
III-N system matures, the limitations on further development are based on very basic electronic 
properties of the material, one of which is electron scattering (or ballistic electron effects). This 
thesis explores the design space of III-N based ballistic electron transistors using novel design, 
growth and process techniques. The hot electron transistor (HET) is a unipolar vertical device 
that operates on the principle of injecting electrons over a high-energy barrier (ϕBE) called the 
emitter into an n-doped region called base and finally collecting the high energy electrons (hot-
electrons) over another barrier (ϕBC) called the collector barrier. The injected electrons traverse 
the base in a quasi-ballistic manner. Electrons that get scattered in the base contribute to base 
current. High gain in the HET is thus achieved by enabling ballistic transport of electrons in 
the base. In addition, low leakage across the collector barrier (IBCleak) and low base resistance 
(RB) are needed to achieve high performance. Because of device attributes such as vertical 
structure, ballistic transport and low-resistance n-type base, the HET has the potential of 
operating at very high frequencies. Electrical measurements of a HET structure can be used to 
understand high-energy electron physics and extract information like mean free path in 
semiconductors.  
  
The III-Nitride material system is particularly suited for HETs as it offers a wide range 
of ΔEcs and polarization charges which can be engineered to obtain barriers which can inject 
hot-electrons and have low leakage at room temperature. In addition, polarization charges in 
the III-N system can be engineered to obtain a high-density and high-mobility 2DEG in the 
base, which can be used to reduce base resistance and allow vertical scaling. 
With these considerations in mind, III-N HETs had been explored in our research group 
earlier and gave us encouraging common base IV characteristics. Common emitter transistor 
operation was, however, not observed due to high RB and IBCleak. This thesis discusses several 
design and process challenges associated with the HET in general and specific to the III-N 
system. Many of these challenges like RB, IBCleak, and high energy injection were solved using 
novel combinations of hetero-structure and polarization engineering, device fabrication, and 
growth. Common-Emitter operation (with current gain ~ 0.1) was demonstrated in III-N HETs 
for the first time using injection and collector barriers induced by AlGaN and InGaN 
polarization-dipoles. In order to improve current gain, different parts of the III-N HET base 
which contribute to scattering, were identified. A novel base contact methodology using 
selective etching of GaN with respect to AlN was developed to enable base scaling. Aggressive 
scaling of all parts of the base was then used to increase current gain. A maximum gain of ~3.5 
was demonstrated using a 1.5nm AlN layer as the emitter, 2nm GaN base and 2nm In0.2Ga0.8N 
as the collector P-D. This is the highest reported DC current gain in III-N HETs to date. The 
III-N HET structure was also used to extract the mean free path of hot-electrons (λmfp = 6nm) 
in GaN. The extracted value of mean free path has significant implications for any scaled 
devices which use ballistic or quasi-ballistic electron transport. We believe that the work 
  
presented in this dissertation provides a pathway for high gain in III-N HETs and eventual 
realization of their high frequency potential. 
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There has been a huge progress in the field of III-Nitride based technologies in the past few 
decades. This material system has been researched since the 1970s[1], but difficulties in 
developing a viable growth technique limited the progress. It first attracted widespread 
attention with the demonstration of the InGaN-based blue light-emitting diode (LED) and laser 
in the mid-1990s[2], [3]. Since then, tremendous progress has been made towards both 
understanding of nitride material properties[4], [5] and growth[6], [7] as well as fabrication of 
electronic[8] and photonic devices with excellent performance. 
Nitride semiconductors have a very unique set of properties making them attractive for 
various applications. Broadly, the major applications of III-N based technologies can be 
classified into four categories namely, blue/green LASERs, LEDs, power electronics, and RF 
electronics (Figure 1.1). The large direct bandgap (0.7eV to 6.2eV) that can be covered with 
the Al-In-Ga-N alloy system allows the use of these semiconductors in further advancing the 
LED and laser technology from UV[9] to infrared frequencies. In recent years, there has been 
demonstration of green lasers operating at 535 nm[10] using InGaN quantum wells. Nitride-
based solar cells[11] have recently demonstrated excellent external quantum efficiency and 
spectral response. Besides favorable optoelectronic properties, the III-Nitrides also possess 
excellent electronic transport properties. Due to the presence of high spontaneous and 
piezoelectric polarization in the III-Nitride system, high charge density 2DEG with ~1-2x1013 
cm2 charge and ~2000 cm2/V.s mobility have been demonstrated[12]. 
  
 
 
Figure 1.1 Applications of III-Nitride material system based technologies 
The presence of polarization also enables some unique design possibilities. Excellent high 
frequency performance of InAlN/GaN based Ga-Polar HEMTs with maximum fT ~ 450 GHz 
and maximum fMAX ~ 550 GHz[13] have been obtained recently. Power densities of 32W/mm 
at 4GHz (55% PAE)[14] and 10W/mm at 40GHz (34% PAE)[15] have been demonstrated in 
Ga-Polar HEMTs. N-Polar III-N HEMTs offer the unique advantage of a built in back barrier 
and the ability to scale channel thickness both of which can improve gate control and provide 
significant advantages for scaling. AlGaN/GaN based N-Polar HEMTs have shown fT.LG 
product of 16.8 GHz.μm (LG = 40nm)[16] and InAlN/GaN based N-Polar HEMTs have 
GaN
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recently shown fT ~200 GHz and fMAX ~400 GHz[17]. Power density of 12W/mm at 4GHz 
(55% PAE)[18] have also been shown in N-Polar HEMTs. In the area of power electronics, 
III-Nitride based devices, due to their capabilities of supporting high breakdown voltage and 
low on resistance, Ron, have already emerged as an efficient and important technology for 
various applications[19]. 
Despite the remarkable progress in III-Nitride based device technologies, the pathway 
to obtaining ultra-high frequency (fT > 500 GHz) transistors based on the InAlGaN/GaN 
HEMT technology is unclear. The low electron saturation velocity in the 2DEG combined with 
parasitic delays[20], [21] could limit the possibility of obtaining an ultra-high frequency III-N 
HEMT with considerable breakdown voltage and hence high output power. Bipolar devices 
(HBT) in the III-N system have shown high gain and high breakdown voltages, but have 
limited high-frequency performance benefits. The major issue in the III-N HBT is the presence 
of a p-type layer which has very low conductivity due to the deep acceptor nature of Mg in 
GaN[22]. This has prevented widespread use of bipolar devices in the III-Nitrides. 
Towards this goal, we explore III-Nitride based Hot Electron Transistors. The Hot 
Electron Transistor (HET) is a vertical unipolar device operating in a regime where high 
electron velocities via quasi-ballistic transport are attainable. Even though scattering rates are 
high in the III-Nitrides, current gain is achievable in the HET as discussed in Chapter 3-5. With 
appropriate scaling technologies and reduction of parasitic delays the III-N HET could be used 
as an ultra-high frequency device as discussed later in this chapter and in Chapter 6.  
  
 
 
Figure 1.2 General Description of a HET 
The complex non-equilibrium electron transport in the device and its dependence on several 
scattering mechanisms also makes the HET an extremely interesting scientific tool to 
understand fundamental electron transport in the III-Nitrides. This chapter discusses the basic 
operation principles of a HET, the family of HET designs, key advantages provided by the III-
N system for HETs, and a discussion on the potential uses of a III-N HET. 
 
The most general description of a HET consists of three distinct regions (Figure 1.2), a high-
energy electron injector (emitter), a transit region (base), and an electron energy filter 
(collector). The emitter, in non-equilibrium, injects electrons into the base (hot electrons) such 
that they have a high energy compared to the thermal energy when they enter the base. The 
base has a thermal population of electrons (cold electrons) either due to bulk doping or some 
other means (modulation doping, polarization doping etc.). The thermal population of electrons 
in the base effectively screens the collector from the emitter. As the injected hot electrons 
traverse the base, they suffer from scattering which can be elastic or inelastic and finally they 
High-Energy electron 
injector (Emitter)
Transit (Base)
Electron filter (Collector)
Direction of 
electron flow
  
 
reach the collector. The collector acts as an energy filter for electrons at the collector edge of 
the base. It allows hot electrons to go across but blocks cold electrons for a wide range of non-
equilibrium across it. Electrons which have suffered from scattering in the base therefore are 
not hot enough to cross the collector and get reflected back. These electrons eventually become 
part of the cold electron population in the base and contribute to base current. The electrons at 
the collector edge of the base which have sufficient energy, make it across the collector and 
form the collector current. The next few pages briefly discuss phenomenon related to each part 
of the transistor to develop a general understanding of a HET. This will enable discussions on 
advantages/disadvantages of various HET designs in different material systems until a more 
detailed description is developed in later chapters (Chapter 5 in particular). 
The hot electron injector is typically made using an energy barrier e.g. tunnel barrier, resonant 
tunnel barrier, superlattice etc. The simplest emitter is a unipolar diode with a heterojunction, 
schottky or electrostatic barrier at the emitter-base interface. This ensures that electrons 
entering the base have energy greater than or equal to the barrier height. As the emitter-base 
junction is forward biased, electrons are injected into the base by thermionic emission over this 
barrier. The general approach to calculating currents in a quantum mechanical model is by 
using, 
𝐽𝑧 =
2𝑞
(2𝜋)3
∭
1
ħ
𝜕𝐸(𝑘)
𝜕𝑘𝑧
𝑇𝐴−𝐵(𝐸(𝑘, 𝑧), 𝑘) 𝑓𝐴(𝐸(𝑘)) (1 − 𝑓𝐵(𝐸(𝑘))) 𝑑𝑘𝑥 𝑑𝑘𝑦𝑑𝑘𝑧 
  
 
where Jz is the electron current flowing from region A  B and fA and fB are the Fermi-levels 
in the two regions. In order to evaluate this expression, the first thing needed is the tunneling 
probability of electrons across the emitter barrier. Since these structures are uniform along the 
x and y dimensions, the electron momentum is conserved along x and y as electrons transit 
across the emitter-base interface. The transmission probability therefore depends only on the 
electron kz and the E(k,z)
1. E(z) is basically the band diagram of the system. Near conduction-
band minima, E(k) is a simple parabolic relationship. With these three idealizations, it is 
possible to write a computer code for calculating transmission probability across arbitrary 
structures2. Even with the transmission probability, a complicated integral has to be performed 
to calculate Jz. With a few more approximations i.e. parabolic bands on both sides, (1-fB) ~ 1, 
and the Boltzmann approximation, the contributions of the kx and ky components to Jz can be 
integrated independently. All that is left is the kz integral which can be performed numerically. 
Results of such calculations for actual HET structures will be presented later. To summarize, 
since kx and ky are conserved, hot electron injection only produces shifts in the <kz>
3 of the 
electron distribution. Consider the case of a simple step-down potential with a thermal 
distribution of electrons on the higher-potential side (left side). To the left of the step, <kx> = 
<ky> = <kz> = 0 and <Δk> ~ kT. As electrons cross the barrier, <kx> = <ky> = 0, but <kz> ~ 
                                                 
1 E(k,z) is a description of the electron potential energy as a function of momentum and position. 
2 Code for calculation of transmission probability and current density across arbitrary band diagrams 
written by Trey Suntrup. 
3 <k> is the ensemble average momentum of the electron distribution. 
  
 
√2𝑚𝜙𝐸𝐵 ħ2⁄ , where ϕEB is the height of the step. Thus, in a HET, hot-electrons entering the 
base have a large kz compared to kx and ky. 
The collector in a HET can also be made using an electron energy filter like tunnel barrier, 
resonant tunnel barrier, superlattice etc. The simplest collector is again a unipolar diode with 
a heterojunction, schottky or electrostatic barrier at the base-collector interface. Just like the 
emitter barrier, the collector barrier too acts as a kz filter. Only electrons with a high enough kz 
have high transmission probabilities across the collector. The collector also has a drift region 
with an electric field that sweeps away collected electrons towards the collector contact layer. 
The base is a transit region where a fraction of the injected hot-electrons suffer from scattering 
events due to various interaction mechanisms. The fraction that suffers from scattering events 
is determined by the length of the base, the average scattering rate of electrons in the base, and 
the electron velocity. The scattering mechanisms can be elastic (ionized impurities, alloy etc.) 
or inelastic (inter and intra-valley acoustic and optical phonons etc.). Elastic scattering 
mechanisms result in momentum relaxation but not energy relaxation whereas inelastic 
scattering events can result in both. Since both emitter and collector barriers are kz filters, the 
HET is sensitive to energy as well as momentum relaxation. As hot-electrons enter the base, 
they have a high <kz>. During base transit, therefore, the hot-electron <kz> decreases due to 
scattering events. A fraction of the injected electrons thus gets reflected at the collector. It can 
  
 
be assumed that these reflected electrons eventually fully relax in energy and momentum to 
become part of the thermal electron population in the base. The hot-electron scattering process 
is discussed in more detail in Chapter 4. 
 
Figure 1.3 (a) Schematic conduction band-diagram and (b) Layer structure illustrating the various 
electron current paths in a HET under normal bias conditions 
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The HET has three Fermi-levels, emitter, base and collector which are controlled via external 
sources of voltage or current. This means that in each of these three regions, the density of 
electrons is high enough for there to be a well-defined Fermi-level. The only reason, thus, for 
having a large thermal population of electrons in the base is to provide a constant Fermi-level 
across the entire base. If the electron density/mobility is low, the Fermi-level will change along 
the direction of current flow and result in resistive voltage drops which degrade device 
performance. The device structure used for a HET is a double-mesa structure (Figure 1.3) 
which means that JE and JC flow vertically while JB flows laterally. Thus, the base resistance 
(RB) is a sum of contact resistance and lateral sheet resistance. The emitter resistance however 
is a vertical resistance. 
Transistor action in a HET is achieved by fixing the emitter Fermi-level to ground (VE = 
0V), applying a small positive bias on the base (VB > 0) and a larger positive bias on the 
collector (VC > VB). The positive bias on the base results in a net flow of electrons from the 
emitter towards the base. The electron distribution changes as electrons traverse the base and 
the final distribution is partially relaxed in energy and momentum. A fraction of the final 
electron distribution is thus unable to make it across the collector barrier and gets reflected 
back. This forms the base current (JB) of the device. The fraction of the electron distribution 
with a large enough kz that makes it across the collector barrier, forms the collector current 
(JC). As VB is increased, the forward bias across the emitter-base junction (VBE) increases, thus 
resulting in more current injection (higher JE). The JC and JB increase proportionally resulting 
  
 
in the first primary property of a transistor called transconductance. To a first order, JC and JB 
do not change as VC is increased, thus resulting in the second primary property of a transistor 
called saturation. With these two properties, it is possible to call the device a transistor. In 
reality, as VC is increased, JC increases thus resulting in output conductance (Rout). In addition, 
the leakage of thermal electrons from the base across the collector (JBCleak) increases with VC. 
The VC at which the JBCleak becomes comparable to JC is termed as the breakdown voltage 
(VCbr). Therefore, for the HET to be a useful transistor, a few more conditions need to be 
imposed. 
 
In order to design a HET that is useful at DC, a few more parameters are defined here. Transfer 
ratio (α) is defined as α = JC/JE and current gain (β) is defined as β = JC/JB. For good DC 
performance, α ∼ 1 and β as large as possible are needed. This ensures that most of the injected 
electrons are collected and the device gain is high. A large VCbr (or low JBCleak) is needed for a 
large saturation regime and low RB is required for uniform biasing of the entire device area. 
Using these additional DC metrics, the design space for HETs can be further narrowed 
down. A thin base tB < Lmfp (scattering mean free path for hot-electrons) is needed to ensure 
ballistic transport of hot-electrons and thus, maximum α. Quantum mechanical reflection of 
hot-electrons at the collector barrier can occur even if the electron energy is larger than the  
  
 
 
Figure 1.4 Design tradeoffs in a HET for DC performance 
collector barrier height. A large difference between emitter and collector barrier heights (ϕEB-
ϕBC) is therefore required to reduce the effect of such reflections. A large collector barrier 
height (ϕBC) and thickness (tC) are needed to block leakage currents across the collector and 
thus reduce JBCleak. In order to reduce RB, high electron concentration and mobility are required 
in the base. From the summary in Figure 1.4, it is clear that there are a few tradeoffs inherent 
to even the most general HET. A large ϕBC decreases JBCleak but also decreases α and β since 
the injection energy (ϕEB) has to be larger than ϕBC for high gain. A thin base increases α and 
β but can also result in higher RB. 
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Figure 1.5 Tradeoffs in a HET for high-frequency performance 
This part discusses the general tradeoffs inherent to the HET for RF performance. The high-
frequency figures of merit for a transistor are the current gain cutoff frequency fT and the power 
gain cutoff frequency fMAX. Both of these are defined in terms of parameters of the small signal 
equivalent circuit which is very similar to that of an HBT. 
1
2𝜋𝑓𝑇
= 𝜏𝐵 + 𝜏𝐶 +
𝜕𝑉𝐵𝐸
𝜕𝐽𝐶
(𝐶𝑗𝑒 + 𝐶𝑐𝑏) + 𝐶𝑐𝑏(𝑅𝑒𝑥 + 𝑅𝐶) 
𝑓𝑀𝐴𝑋 = √
𝑓𝑇
2𝜋𝑅𝑏𝑏𝐶𝑐𝑏
 
The fT is divided into two parts, transit delays and RC delays. The first term is the base transit 
delay and its value is τB = tB/vB, where tB is the base thickness and vB is the ballistic velocity 
of electrons in the base. To a first order, the ballistic velocity can be approximated by just the 
fT 
Transit  tb, tc
Ccb tc
Charging  IC
fmax 
RB
Ccb tc
  
 
group velocity of electrons at the injection energy. The second term is the collector transit 
delay and its value is τC = tC/2vs, where tC is the collector thickness and vs is the saturated 
electron velocity in the collector drift region. The third term contains the capacitances of each 
junction and the dynamic resistance of the device. The final term is an RC delay related to the 
base-collector capacitance. In order to increase fT, thus, vB and vs need to be large. The 
capacitances are inversely proportional to the thickness of the barriers. Therefore, the barrier 
thicknesses need to be large for low capacitances. The device needs to be operating at high 
current densities for low dynamic resistance. Finally, the parasitic resistances need to be small. 
To increase fMAX, low base resistance and low Ccb are needed. As summarized in Figure 1.5, 
this introduces additional tradeoffs in the device design. tC is one of the most critical parameters 
as it plays a role in determining JBCleak, τC, and Ccb. 
 
A brief introduction to the Hot Electron Transistor family is presented below. Since most 
textbooks and review articles do not have an adequate description of these devices, this section 
serves as a brief introduction to the several transistor topologies which can be termed as Hot 
Electron Transistors keeping in mind the description in the earlier section. The base transit and 
collection mechanism is very similar for most of the HET topologies made in the past. This 
classification is therefore based on the different injection mechanisms used for HETs. 
  
 
 
The emitter-base current in this class of HETs is a tunneling current through a barrier, either 
by direct tunneling or Fowler-Nordheim tunneling. Historically, the first proposal of a hot 
electron device was made by Mead[23] in 1961. His proposed device, the MOMOM (metal-
oxide-metal-oxide-metal) transistor, was based on electrons tunneling through a thin oxide into 
a high energy state in the metal base (Figure 1.6). 
 
Figure 1.6 The MOMOM (metal-oxide-metal-oxide-metal) HET[23] 
These high-energy electrons were then able to surmount the second oxide barrier and get 
collected in the metal electrode. The oxides used here were Al2O3 and Ta2O5. The MOMOM 
was a potentially fast device for two main reason; it employed a thin base region which resulted 
in low transit times for the injected electrons and the metal base layer enabled low RB. Since 
the mean free path of hot electrons in metals is short, and pinhole-free thin metal layers were 
difficult to fabricate, current gain was not demonstrated in these transistors. The low injection 
  
 
and collection efficiency due to traps resulted in the discontinuation of further research in these 
devices. 
The hot electron camel transistor was proposed by Shannon in 1979[24]. The injection 
mechanism here was based on tunneling of electrons across a metal-semiconductor junction. 
The entire structure was made from Si. The simplest structure used a Schottky metal on top of 
an n+ base layer as the injector. Another structure had a thin p+ layer between the metal  
 
Figure 1.7 The Hot-Electron Camel Transistor[25] 
and the n+ base in order to increase injection energy (Figure 1.7)[25]. The collector for both 
cases was a ‘camel’ diode which was an n-p-n unipolar diode. The collector barrier height was 
determined primarily by the doping and thickness of the p-type layer. A maximum current gain 
of 10 was demonstrated in these devices. However, a large output conductance was observed 
in the transistors and the large current gain was obtained only at large collector bias. 
  
 
The THETA (tunneling hot electron transistor amplifier) was proposed by Heiblum in 
1981[26]. The device structure employed a thin layer of Al0.35Ga0.65As as a tunnel emitter. An 
n-type GaAs layer with an ohmic metal contact on top was used as the source of electrons as 
opposed to a schottky metal contact in the previous designs. The base collector heterojunction 
was graded to reduce quantum mechanical reflection, and an Al0.25Ga0.75As layer was used as 
the collector (Figure 1.8). A maximum current gain of 50 was demonstrated in these devices. 
The THETA was also used as a spectrometer to measure the energy spectrum of the injected  
 
Figure 1.8 Tunneling Hot Electron Transistor Amplifier (THETA)[26] 
hot electrons[27]. The low Γ−L valley separation in the III-As material system however limited 
the possibility of high injection energies. Also, as the barrier heights achievable in 
  
 
AlGaAs/GaAs heterojunctions are small, the THETA was typically operated at 77K or lower 
thereby severely limiting its use in practical applications. 
Recently, III-N HETs using tunnel injection have also been demonstrated (Figure 
1.9)[28]. These transistors operate at room temperature and have demonstrated differential 
current gain (δIC/ δIB > 1). However, the differential gain was observed only at very high 
collector bias and for a very small range of base current. The DC gain was < 1 and the devices 
suffered from very high output conductance. At present, III-N HET research is still in its early  
 
Figure 1.9 III-N Tunneling HET[28] 
stages and the fundamental material properties of III-Nitrides allow for plenty of room for 
improvement. This work will expand upon the design methodology for III-N HETs and show 
  
 
that room temperature DC gain with low output conductance and reasonable breakdown can 
indeed be achieved. 
 
This class of HETs use a resonant tunneling diode structure to inject electrons into the base at 
a specific energy. As an extension, some designs also use a superlattice diode structure to inject 
electrons into the base at a specific energy. 
 
Figure 1.10 Resonant Tunnel HET[29] 
The first Resonant Tunnel HET was demonstrated by Yokoyama in 1985 using an 
Al0.33Ga0.67As/GaAs/Al0.33Ga0.67As resonant tunnel diode as the hot electron injector[29]. The 
base was just n-type doped GaAs and the collector was again Al0.2Ga0.8As (Figure 1.10). The 
  
 
emitter diode here exhibited a negative differential resistance which is expected in a Resonant 
Tunnel diode structure. This transistor had a current gain of 5. Using InGaAs/InAlAs RT 
structures, the current gain was increased to > 10[30]. High frequency performance with fT = 
121GHz was also demonstrated[31]. These transistors were however operated at 77K or lower 
thus limiting their use in practical applications. 
 
Figure 1.11 Superlattice HET[32] 
Superlattice injectors were introduced very recently by Daoud in 2008[32]. This 
transistor used an InAs/AlSb superlattice as the hot electron injector and collector (Figure 
1.11). A maximum current gain of ~5 was demonstrated at room temperature. High frequency 
performance with fT = 75GHz and fMAX = 88GHz was also shown[33]. The breakdown voltage 
of these devices, however, was only ~1V due to the small barrier heights achievable in this 
material/design. 
  
 
 
This class of HETs use thermionic injection similar to a schottky diode in order to inject hot 
electrons into the base. The electrons entering the base thus have an energy greater than the 
barrier height. 
 
Figure 1.12 Semiconductor-Metal-Semiconductor (SMS) HET[34] 
 Metal base transistors which employ thermionic rather than tunneling injection of hot 
carriers into the base, were proposed by Geppert[35], Atalla[36] and Sze[34] in 1962 in the 
form of a semiconductor-metal-semiconductor (SMS) structure (Figure 1.12). The current gain 
was higher in these structures as compared to the MOMOM structures, but was still smaller 
than 0.5. This was related to various transport factors including the quantum mechanical 
reflection of electrons across the base-collector barrier. 
  
 
 
Figure 1.13 Planar doped barrier HET[37] 
Unipolar diodes made using n-p-n structures (planar doped barriers) have also been 
used to implement emitter and collector barriers to construct a HET. Shannon demonstrated 
this transistor using Si in 1981[25] with a current gain of ∼ 20 at RT. The transistor however 
had very high output conductance. Hayes demonstrated it using GaAs in 1985[37] and 
performed hot electron spectroscopy measurements using the HET structure (Figure 1.13). 
These measurements were performed at 4.2K. 
In 1987, Levi demonstrated room temperature operation of a thermionic HET using an 
AlSb/InAs heterostructure for hot-electron injection[38] (Figure 1.14). The high base-collector 
barrier due to the InAs/GaSb heterojunction of 0.8 eV facilitated room temperature operation 
of this HET by reducing the JBCleak. Gain of ~ 10 was demonstrated at room temperature thus 
making this structure the highest performance HET of all. However, HETs still lagged behind 
vertical bipolar devices like the InP/InGaAs HBT in terms of current  
  
 
 
Figure 1.14 InAs/IIISb HET[38] 
density, output conductance, and high frequency performance thus leading to a decline in 
research interest in HETs. 
 
A discussion on the potential applications of HETs is incomplete without a serious discussion 
on HBTs as the two devices are very similar in many aspects. The HBT is a device capable of 
high drive currents and high gain. The vertical structure enables it to have great scalability. In 
contrast to the HET, HBTs in material systems like III-As, III-P, Si/Ge have shown excellent 
DC performance with very high gain and low base resistance. They have also shown excellent 
performance for applications in high frequency circuits beyond 100GHz[39], [40] and the fMAX 
of InP HBTs has crossed 1THz[41]. 
  
 
 HBTs in the III-N system, however, have had very limited success. The key 
contributing factor to this has been the lack of high conductivity in p-type layers in the III-N 
material system. The p-type dopant of choice in the III-N system is Mg which has a very high 
activation energy (~200meV) resulting in ~ 1% ionization[42]. Thus, it is very difficult to 
obtain layers with low sheet resistance. Although some solutions like polarization doping have 
been proposed, their full potential is yet to be realized. GaN being wide bandgap also makes it 
very difficult to find metals with a large enough work function to make a low barrier p-type 
contact. Thus, the high frequency performance of III-N HBTs is severely limited at present. 
III-N HEMTs, on the other hand, have shown excellent performance for high-frequency 
and high-power circuits in the millimeter wave regime. fMAX of ~500GHz has been 
demonstrated in III-N HEMTs. This success can be attributed to the presence of high 
density/mobility 2DEGs and large ΔEcs available in the III-N system. HEMTs in the III-As/III-
P material systems have also shown excellent high frequency performance with maximum fT 
> 600GHz[43] and fMAX >1THz[44]. 
HETs have been used extensively as scientific tools to investigate materials properties 
of several material systems. However, HET technologies in all previously explored material 
systems have not been able to compete with existing HBT and HEMT technologies for high 
frequency applications. The HET topologies discussed earlier have a few limitations. III-As 
based HETs typically suffer from high leakage currents at room temperature due to small 
barrier heights. The same issue exists for metal-semiconductor HETs based on GaAs or Si. 
Metal-oxide based HETs suffer from high trap densities at interfaces. The best performing 
HET in the past has been the AlSb/InAs/GaSb structure[38] with a gain of 10 at room 
  
 
temperature. However, the devices demonstrated had relatively large output conductance and 
low current density. The structure also did not have much room for vertically scaling the base 
to increase gain without heavily sacrificing base resistance. In conclusion, at the time, HBTs 
provided a much better method of achieving high gain, low base resistance, low output 
conductance, and high current density simultaneously. 
A III-N based HET offers the unique opportunity to achieve high gain and breakdown 
at room temperature along with vertical scalability and high-frequency performance 
unachievable in previous HET designs. Being a unipolar device, the HET can potentially have 
much lower base resistance compared to a bipolar III-N device. Ballistic operation can enable 
electron velocities much higher than vertical bipolar or lateral HEMTs. The presence of 
polarization in the III-N system also provides some key advantages. Polarization induced 
2DEG in the base with high mobility (~1500 cm2/Vs), and high density (~2x1013 cm-2) can be 
used to achieve very low base resistance[45]. Polarization dipoles can also be used to induce 
barriers in the system without too much build-up of strain[46], [47]. The III-N system also has 
high ΔEcs, making it a suitable material system for the HET. 
 
The RF metrics for a III-N HET are very similar to the III-As/III-P HBT. It has been shown in 
HBTs that the key requirements to achieve THz operation are, 
 Ultra-low Contact Resistances: Contact resistivities of the order of 10Ωμm2 are 
required for all contacts. Low contact resistances of similar order of magnitude have 
  
 
been shown to the III-Nitrides by using high n-type doping[48] and low band-gap 
InGaN[49]. 
 Low Base Resistance: Self-aligned process for low access resistance and a base sheet 
resistance of the order of 1 kΩ/sq. is typically required. Base resistance is more 
important for fMAX and can be reduced by lateral scaling. Low sheet resistances have 
been shown in 2DEGs in III-N HEMTs[45]. However, in a HET, low base 2DEG 
resistance is required irrespective of emitter bias. This aspect is discussed in more detail 
later. 
 High Current Density: JC ~ 1 MA/cm2 (or 10 mA/μm2) is required for low dynamic 
resistance. Owing to high density of states in the III-N system, theoretically, these 
numbers are achievable. The specific design used to achieve HETs in the III-N system, 
however, can introduce some complications as discussed in later chapters. 
 High Collector Velocity: Collector transit delay forms a major portion of the total 
device delay (affects fT) and hence a high collector velocity is required. Here, III-N 
HETs are at a slight disadvantage compared to III-As/III-P HBTs as the saturated drift 
velocity in III-N system is lower. This is a material constraint and will eventually 
determine the high-frequency potential of the device. 
The key ingredients for high-frequency performance in HETs are present in the III-N system. 
Full band Monte-Carlo simulations for III-N HETs predict fT > 100GHz for current densities 
of ~ 100kA/cm2[50]. However, at this point it is difficult to make any strong claims regarding 
the ultimate high-frequency potential of HETs. As discussed later in this thesis, the specific 
device designs will play a key role in determining whether the high-frequency potential can be 
  
 
realized practically. A more detailed discussion on the high-frequency tradeoffs for III-N HETs 
is presented in Appendix B. 
 
 
Figure 1.15 Wurtzite crystal structure of GaN and related alloys 
III-Nitrides have a wurtzite type crystal structure which lacks inversion symmetry thus, giving 
rise to some of the most interesting properties of this material system. The electronic band 
structure of the III-N system has been studied theoretically in detail and many key aspects are 
well understood. However, there is no way to directly measure the behavior of high energy 
electrons. The HET can be used as a spectroscopic tool enabling us to probe high energy 
electron behavior directly using electrical measurements. 
The transit length of electrons can be changed by varying the base thickness. With a 
longer transit distance, more electrons are likely to get scattered and not cross over the 
collector[51], [52]. Keeping the injection and collector barrier fixed, the mean free path of hot-
  
 
electrons can be extracted from transfer ratio vs base thickness for the given energy window. 
This experiment repeated for different energy windows can yield a very detailed measurement 
of high energy scattering rates in the III-N material system. 
The energy distribution of hot-electrons can also be mapped by a slightly different 
structure[37]. If the collector barrier is made higher than the emitter barrier, none of the 
injected electrons get collected. As the collector bias is increased, the collector barrier gets 
lowered allowing more electrons to pass through. The exact electron distribution as a function 
of energy (collector barrier) can thus be extracted. 
Since the collector of a HET is just an energy spectrometer for hot-electrons, it can be 
used it to study changes in injection energy of the HET. As demonstrated later, the best 
injection barrier for III-N HETs is a polarization-dipole based barrier. Lateral fluctuations in 
composition and thickness of the dipole layer can lead to non-uniformities in injection barrier 
height and thus injection energy of the hot-electrons. Defects like threading dislocations can 
provide pathways for electrons to be injected at energies lower than the injection barrier. Such 
non-uniformities can be observed and studied quantitatively using the collector of a HET as a 
spectrometer for injection energy[53]. The HET can therefore also be used to study material 
properties like defects and non-uniformities. 
Electron velocity in the base can be calculated by subjecting the device to a magnetic 
field perpendicular to transport direction[54]. A magnetic field decreases the electron kz and 
increases kx and ky thus decreasing current gain. The amount of decrease in kz (and gain) 
  
 
depends on the electron velocity. Thus, group velocity vs energy can be mapped out for GaN 
using only electrical measurements of a III-N HET. 
 
This thesis is organized as follows, 
 Chapter 1 introduces the Hot Electron Transistor and its operation and design 
principles. It also gives a brief history of the HET family and discusses the potential 
applications of a III-N based HET. 
 Chapter 2 discusses the design of a HET in the III-N system using polarization-dipoles.  
Common emitter operation (β ~ 0.1) is shown for the first time in III-N HETs using 
this design methodology. 
 Chapter 3 introduces a novel device design and process using AlN as an etch stop layer 
for base contacts, in order to enable base scaling. Current gain ~ 3.5 is demonstrated 
using this AlN based design. 
 Chapter 4 describes hot-electron transport in detail and discusses the experiments 
conducted to find hot-electron mean free path. 
 Chapter 5 discusses an InGaN quantum well HET design for high gain and discusses 
some challenges associated with the growth of such a structure. The conclusion and 
future directions are presented in Chapter 6.
  
 
 
This chapter introduces the basics of III-N HET design in order to derive the design constraints 
for good DC performance. Polarization engineering is a strong tool used in III-N HET design 
and its role is discussed in detail here. All the designs discussed in this thesis are simulated 
using BandEng, a self-consistent 1D Poisson-Schrodinger solver. The HET requires two 
unipolar back to back diodes such that there is a potential well formed in between. The simplest 
diode designs in the III-N system can be made using polarization-dipole (P-D) or 
heterojunction barriers. Both these methods can be used to design either of the two diodes 
needed for a HET. 
The P-D barrier uses the basic concept of dipole charges to induce barriers in the 
conduction band. Planar doped barriers also use a similar concept to form barriers but the 
dipoles are formed by alternating p and n type ionized dopants. The barrier height is roughly 
proportional to the dipole moment of the charges. Using dopants, however, it is very difficult 
to achieve very large dipole moments as the doping concentration required is large. Consider 
for example a dipole composed of ionized dopants of both polarities where the width of the 
ionized dopant layer is the same for both (Figure 2.1). 
  
 
      
Figure 2.1 Charge profile of planar-doped and polarization-dipole barriers 
Charge neutrality implies, 𝑁𝐴𝑊 = 𝑁𝐷𝑊 ⇒ 𝑁𝐴 = 𝑁𝐷. The potential barrier due to such a 
charge distribution is then, 𝜙𝐵 =
𝑞
𝜖
𝑁𝐴𝑊
2 and the dipole moment of this charge distribution is 
𝑝 = 𝑁𝐴𝑊
2. Therefore, in order to induce a barrier of 1.5eV, the required dipole moment can 
be calculated to be 𝑝 ≅ 7.5 × 106 𝑐𝑚−1. If there are no restrictions on W, then even a low 
dopant density can be used to achieve the required barrier over a large distance. However, as 
we will see later, in a ballistic electron device, distance is a strong constraint and it is preferred 
to induce barriers over as small distances as possible. Figure 2.2 shows the doping 
concentration required as a function of dipole thickness in order to induce a 1.5eV barrier. The 
required doping is extremely large and difficult to practically realize. The same barrier can also 
be induced by a P-D layer (say AlGaN) sandwiched between two GaN layers. The polarization 
discontinuity between the materials leads the formation of a net polarization charge at the 
interface of GaN/AlGaN. The polarity of the charge is opposite for the two interfaces thus 
forming a dipole. As the Al fraction in AlGaN increases, the net polarization charge induced 
at the interface increases. Figure 2.2 also shows the Al fraction required to induce the same 
1.5eV barrier using an AlGaN P-D layer. By using AlN and AlGaN, it is thus possible to 
achieve very large barriers over extremely thin dipole layers. The same argument applies for 
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W
W
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W
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InGaN induced barriers. P-Ds are therefore an extremely strong tool that is special to the III-
N material system. It should be noted that in real P-D barriers, the use of heterojunctions also 
introduces ΔECs in the band diagram which complicate the picture, however, the argument 
presented here still holds. 
 
Figure 2.2 Comparison of a 1.5eV barrier induced by planar doping and polarization dipoles. The 
required doping concentration and AlGaN composition are plotted as a function of the dipole thickness. 
Heterojunction barriers are formed over a distance that is practically zero. P-D barriers 
on the other hand need a finite dipole thickness to form a barrier. For ballistic devices where 
distance is a strong constraint, heterojunction barriers can therefore have a significant 
advantage over P-D barriers. However, in III-Nitrides, heterojunctions cannot be decoupled 
from polarization discontinuities. Additional band engineering is needed to mitigate any 
negative effects that might result from polarization. Another issue with heterojunction diodes 
  
 
in the III-N system is that most AlInGaN alloys are strained to GaN and have a finite critical 
thickness before the material loses its structural integrity. The implications of such issues on 
specific HET designs will be discussed throughout this thesis. 
To summarize, there are 4 possible III-N HET designs within this framework (Figure 
2.3) and 4 additional designs if the polarity of the structure is reversed (Figure 2.4). This thesis 
will focus only on the four Ga-Polar HET designs. A detailed discussion on the 
advantages/disadvantages of N-Polar HETs is presented elsewhere[52][53]. For the purpose of 
this discussion, it is sufficient to state that N-Polar HETs are at a disadvantage to Ga-Polar 
HETs in terms of current gain. Theoretically, any of these designs could be used to make a 
working transistor, however, taking into account III-N growth and DC figures of merit, some 
designs can have significant advantages. This chapter discusses Design 1 and Design 2 in detail 
to find out the best collector barrier design for a III-N HET. 
 
  
 
 
Figure 2.3 Unipolar diodes for III-N HETs 
 
Figure 2.4 III-N HET Designs 
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The growth and electrical characteristics of AlGaN/GaN heterostructures have been 
extensively studied in the III-N HEMT community. This motivated the use of AlGaN based 
Design 1 as the first design to be investigated in this work. Design 1 was also used to study 
III-N HETs in previous work[55]. 
The E-B barrier (top barrier) here is formed by a thin high composition AlGaN layer 
which acts as an electrostatic polarization-dipole. The height of this barrier can be increased 
by increasing the AlGaN thickness or composition. Due to a net positive polarization charge 
at the E-B interface, electrons accumulate in the base to form a 2DEG which can provide high 
base conductivity. The base here is a GaN layer. The B-C barrier (bottom barrier) is also 
formed by an AlGaN layer. The negative polarization-charge at the B-C interface partially 
depletes base charge. The height of the B-C barrier is thus a sum of the depletion potential and 
the ∆Ec between GaN and AlGaN. As discussed earlier, a thick collector barrier can help reduce 
JBCleak, however, in this design since the collector barrier is made entirely of AlGaN, its 
thickness is limited by the amount of strain that the layer can handle before strain relaxation. 
For a 30% AlGaN layer, the critical thickness is 20-30nm [56]. The depletion of base charge 
due to negative polarization charge at the B-C interface degrades base resistance. Hence, this 
design adds two more tradeoffs on top of the ones that are present in the general HET. 
  
 
 
Previous work used primarily MBE as the growth technique[57]. It has been shown that MBE 
has high vertical leakages due to presence of Ga metal in threading dislocations[58]. This work, 
therefore, starts out with MOCVD as the growth technique. The device structure grown by 
MOCVD uses a Al0.45Ga0.55N polarization-dipole to form the E-B barrier. This layer was 
intended to be pure AlN but due to unintentional Ga incorporation during growth, it turns out 
to be AlGaN[59] (Figure 2.5). Since the Ga incorporation is unintentional, the higher growth 
rate of AlGaN in comparison to AlN results in an AlGaN layer thicker than what was intended 
i.e. an intended 4nm AlN layer could turn out to be ∼ 8nm ∼ 50% AlGaN. A 15% AlGaN 
layer is added on top in order to increase the 2DEG density. The B-C barrier is formed using a 
20nm 30% AlGaN layer. The GaN base thickness used here is 15nm. Figure 2.6 shows the 
detailed layer structure and resulting conduction band-diagram of the structure grown. 
 
Figure 2.5 Atom Probe of MOCVD grown AlN layers[59] 
  
 
 
Figure 2.6 (a) Layer structure and (b) band diagram of AlGaN based HET 
To test this structure, individual diodes were first grown on both Bulk GaN (Lumilog) 
and GaN on Sapphire. The diode structures were processed by a simple RIE etch and ohmic 
contact deposition. The full HET structure was then grown on Bulk GaN to test transistor 
performance. 
Fabrication of the HET began with BCl3/Cl2 (20/5sccm, 10mT) based low power (15W) 
RIE timed to stop within 20nm of the 45% AlGaN layer (Figure 2.7). This preserves the base 
2DEG in the access regions of the device. The GaN etch rate using this chemistry was 
measured to be ∼ 6nm/min. The etched surface was very smooth (< 1nm RMS roughness) 
even after 15min of etching. This etch also showed very little selectivity between GaN and 
AlGaN. A second etch, using the same conditions, was used to etch into the GaN base layer 
and was followed by deposition of Al/Au base contacts. Small variations in etch rate, lack 
ofprecise values of layer thicknesses, lack of etch selectivity, and small errors in the AFM 
measurements for etch calibration make this step the most tricky and critical step of the entire 
process. Since the base thickness is only ∼ 10nm, an error of even a few nanometers can result  
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Figure 2.7 Process Flow for the III-N HETs 
in an excessive under-etch or over-etch both of which can be disastrous for the HET. Therefore, 
across the sample, different dies with different etch times for the second etch were fabricated 
simultaneously to ensure that at least some of them form ohmic base contacts. This two-step 
etch process for base contacts was developed as a part of this work. A final etch was performed 
to expose the collector contact layer. This was followed by emitter and collector ohmic contact 
deposition in the same step. 
 
The E-B diode was rectifying on both Bulk GaN and Sapphire with a difference of ∼ 3 orders 
of magnitude between forward and reverse currents at 5V bias (Figure 2.8a)[46]. The key 
difference between the two substrates was lower reverse leakage and absence of kinks in 
forward bias regime on Bulk GaN. The B-C diode was barely rectifying when grown on  
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Figure 2.8 I-V characteristics of (a) E-B and (b) B-C diodes grown separately on both Bulk GaN and 
Sapphire 
Sapphire (Figure 2.8b). On Bulk GaN the diode showed clear rectification. It could hold only 
∼ 3V however before reverse leakages became comparable to forward current. 
The base contacts on the full transistor structure were not ohmic. They exhibited a very 
large turn on voltage before any appreciable current flow. When measured in Common Base 
(CB) configuration, the transistor had saturating IV characteristics with α ∼ 1 (Figure 2.9a). 
The β extracted from Gummel Plot was however < 1 (Figure 2.9b). However, in the Common 
Emitter (CE) configuration, only leakage was observed (Figure 2.9c). The lack of CE 
modulation contradicts the seemingly high gain observed in CB. This discrepancy, which was 
also observed in the previous work done on III-N HETs, is discussed in detail next. 
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Figure 2.9 (a) Common Base (b) Gummel Plot and (c) Common Emitter characteristics of the AlGaN 
HET 
 
The first clue to understanding the discrepancy lies in the base contacts. To understand the 
cause of non-ohmic base contacts, we look closely at the device structure and fabrication steps. 
The base charge in our III-N HET design is primarily due to a 2DEG at the emitter-base 
interface induced by the AlGaN polarization-charge in the emitter layer structure. The bottom 
part of the base layer is depleted due to the presence of a net negative polarization-charge at 
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the GaN/AlGaN interface. In order to form base contacts, we etch away the emitter layer 
completely under the base contact thus resulting in a loss of the 2DEG under the base contact. 
Since the rest of the base is completely depleted due to the back-side polarization-charge, the 
net result is a complete lack of charge under the base contacts. 
 
Figure 2.10 (a) I-V characteristics and (b) band-diagram of the B-C diode with increasing etch depth 
clearly showing barrier lowering 
To test this hypothesis, B-C diodes were measured on fabricated HET structures. In the 
two-step etch process for base contacts, different etch depths were used for the second etch 
into the GaN base layer. As a result, the B-C diodes have varying GaN thickness on top (Figure 
2.10). With increasing etch depth, a decrease in FB turn-on of the B-C diodes was observed. 
This confirms that the base contact is sitting on top of a completely depleted GaN layer. The 
potential drop in the depleted layer decreases as etch depth increases thus decreasing the B-C 
diode turn-on. The lack of ohmic base contacts can thus be explained by absence of charge 
below the base contact. 
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Assuming that there is an infinite resistance (no-contact) between the extrinsic and 
intrinsic base, its effect on device IV characteristics can by analyzed. As mentioned in Chapter 
1, the lack of a well-defined fermi-level in the base violates one of the fundamental provisions 
for the device to act as a transistor. 
Figure 2.11 shows the bias configuration of a Common-Base measurement where the base is 
grounded, JE is increased in steps, and VCB is swept for each JE. Normally, part of the injected 
JE would flow into the base and rest into the collector. However, since the lateral current flow 
through the base is blocked due to infinite resistance, all the JE has to flow into the collector 
resulting in α ∼ 1. Any base current measured is just a result of forward/reverse bias across the 
extrinsic base-collector diode and not due to the intrinsic device. In this case, JE ∼ JC is just a 
function of the two-terminal bias across the emitter and collector. For a fixed JE, therefore, the 
VE should adjust itself such that the measured VCE is constant. 
 
  
 
               
Figure 2.11 Effect of base resistance on Common Base measurement 
 
Figure 2.12 Measured VCE during CB measurement 
Figure 2.12 shows that the measured IV data indeed confirms this. To summarize, it is possible 
to observe saturating CB characteristics with α ∼ 1 even if the intrinsic α of the device is much 
lower. 
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In a Gummel Plot measurement, the extrinsic base and collector are grounded and a negative 
potential is applied on the emitter (Figure 2.13). Normally, this would inject electrons from the 
emitter, part of which go into the base and rest into the collector. 
 
Figure 2.13 Effect of base resistance on Gummel Plot 
Since the base and collector are grounded, the effect of reverse leakage between the two should 
be absent. However, if the lateral RB is large, there is resistive voltage drop across the base 
laterally (VBi = VB − IBRB). This is further aggravated if the transistor has low gain and the IB 
is large. The presence of a lateral voltage drop in the base implies that even though the extrinsic 
base and collector terminals are grounded, the intrinsic base-collector junction is actually 
reverse biased. The measured JC is thus a sum of the intrinsic hot-electron current and the 
leakage current from base to the collector. The gain extracted from a device with large RB 
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using Gummel Plot measurement can therefore be very large and not at all indicative of the 
intrinsic transistor gain. 
In Common-Emitter configuration, the emitter is grounded and IB is injected into the base in 
steps (Figure 2.14). 
                 
Figure 2.14 Effect of base resistance on Common Emitter measurement 
Normally, this injected IB sets the base fermi-level (or the VB) to a value such that the current 
from electron relaxation in the base exactly equals the supplied IB. In this case, however, since 
no current can flow from the intrinsic base to the extrinsic base, the extrinsic VB adjusts itself 
such that all the IB comes from the collector. Now the JE ∼ JC = f (VCE) and since the VCE is 
varying, non-saturating IV characteristics are observed. CE measurement can also be 
performed by modulating base voltage rather than base current. If base resistance is large, no 
change in emitter current should be expected as VB is increased (Figure 2.15a). As VCE is 
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increased, IB is just the leakage current of the extrinsic B-C diode. The IC and IE are almost 
identical at large VCE (Figure 2.15b and c). Common-Emitter modulation is therefore the 
strongest test of transistor action and is the best way to accurately extract current gain and 
transfer ratio. 
 
 
Figure 2.15 CE characteristics of the HET 
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The previous section proved that the absence of transistor action in HETs was a direct result 
of lack of charge below base contacts. A new design is therefore needed where there is charge 
below the base contact layer even after etching away the emitter. Design 2, introduced in the 
beginning of this chapter, offers a potential solution to this problem. This design uses 
polarization-dipoles (P-Ds) to induce both barriers, AlGaN in the emitter and InGaN in the 
collector[47]. The E-B barrier structure used here is identical to the one in the last section. The 
collector barrier is made of an InGaN polarization dipole next to the base and a thick UID GaN 
layer below the InGaN. The InGaN polarization-dipole provides an electrostatic potential 
barrier and the UID GaN layer provides a thick barrier to reduce leakage. Since the UID GaN 
is unstrained to the bulk, it can be grown as thick as needed to reduce leakage currents. Also, 
the presence of a positive polarization charge at the GaN base/InGaN interface results in a 
small accumulation of charge as opposed to depletion of charge in Design 1. Thus, by using 
Design 2, reduction in base resistance, base-collector leakage and strain in the collector can be 
achieved simultaneously. 
 
In order to test this HET design, three structures with 4nm, 6nm and 8nm of 45% AlGaN (E1, 
E2, and E3 respectively) as the E-B P-Ds were grown. The increase in injection barrier with 
thicker AlGaN should be reflected in the transistor characteristics. The GaN base thickness 
used here is 15nm. The collector barrier is formed by a 5nm 10% InGaN layer as the P-D  
  
 
 
Figure 2.16 (a) Layer structure and (b) band diagram of Ga-Polar HET design 2 
 
Figure 2.17 Process flow for the AlGaN and InGaN P-D HET 
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followed by 100nm UID GaN. The detailed layer structure and conduction band diagram are 
shown in Figure 2.16. Growth was done by MOCVD on Bulk GaN. The fabrication process 
was identical to the one described for Design 1 (Figure 2.17). 
 
  
Figure 2.18 (a) E-B and (b) B-C diode IV characteristics measured on the HET 
The E-B diode was rectifying and the forward bias turn-on increased with the AlGaN thickness 
as expected (Figure 2.18a). The ideality factors measured were much larger than unity 
therefore making it difficult to predict the barrier height from IV measurements. The physical 
origin of high ideality factors is still under investigation, but we believe that it could be a result 
of factors like tunneling across the AlGaN layer and barrier height fluctuations. The B-C diode 
was well rectifying with very low ideality factor of ∼ 1.2 (Figure 2.18b). The extracted barrier 
height (assuming a Richardson constant of 26A/cm2K2) was ∼ 0.9eV which matched well with 
simulated numbers. The reverse leakage was > 2 orders of magnitude smaller than the AlGaN 
  
 
B-C diodes in design 1. This reduction can be attributed mainly to the thicker B-C barrier 
enabled by the lack of strain. 
 
Figure 2.19 TLM measurements of the base layer 
The base contacts exhibited ohmic behavior and base contact resistance RBc = 
5.4Ω.mm, and base sheet resistance RBsh = 1100Ω/sq were extracted from TLM measurements 
(Figure 2.19). Gummel Plot measurements yielded a β < 0.01 for E1 and it increased by an 
order of magnitude to β ∼ 0.1 for E3 (Figure 2.20). A similar trend was seen in CE 
characteristics where E1 exhibited no modulation while clear modulation was seen in E3 with 
a β ∼ 0.1 (Figure 2.21). The current gains extracted from different measurement techniques 
(Gummel, CB, CE) agreed well with each other for all transistors. The increase in current gain 
with AlGaN P-D thickness is attributed to an increase in emitter barrier height and 
consequently hot-electron injection energy. CE modulation, as discussed earlier, is a clear 
indication of transistor action. This is therefore the first demonstration of transistor action in 
III-N HETs. The next section discusses different aspects of the CE IV characteristics, their 
physical origin, and their role in DC performance. 
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Figure 2.20 Gummel Plot of (a) E1 and (b) E3 
  
Figure 2.21 CE characteristics of (a) E1 and (b) E3 
 
Using the common emitter characteristics of the III-N HET (Figure 2.22), the different regimes 
of operation and their physical origin can be identified. 
  
 
 
Figure 2.22 Common Emitter operation regimes of a HET 
 
In the turn-on regime, the JC is negative as shown in Figure 2.22. At zero VCE, for some injected 
base current, the VB is positive. In this situation, both the E-B and B-C diodes are forward 
biased. The B-C diode, having a smaller forward turn-on compared to the E-B diode due to its 
smaller barrier height, can supply a much larger current at the same forward bias. All the 
injected JB therefore comes from the forward biased B-C junction at VCE = 0V resulting in a 
negative JC. As VCE is increased, the B-C junction eventually becomes reverse biased. 
  
 
 
Figure 2.23 Variation of VB with VCE in CE configuration 
The injected JB now comes from the fraction of injected electrons (JE) that are scattered in the 
base. To put this differently, for low VCE, the only way to maintain the JB boundary condition 
is for the VB to be positive and track the VC such that VCB = Constant < 0. All the JB here is a 
result of the forward biased B-C diode. As VCE is increased, the VB keeps on becoming more 
and more positive in order to maintain the VCB until the VBE becomes large enough to start 
injecting electrons from the emitter. A fraction of these injected electrons scatter in the base 
and supply part of the JB. Now there is no need to maintain the negative VCB and the VB stops 
increasing thus allowing the VCB to become positive and reverse bias the B-C junction. All the 
injected JB is now supplied by the fraction of JE relaxing in the base. The recorded VB during 
the measurement indeed confirms this trend (Figure 2.23). The transition of the source of JB 
also marks the transition from turn-on regime to the active regime of the transistor. The VCE at 
which active region begins, matches with the VCE at which VB becomes constant. A turn-on 
regime is therefore to be expected in a HET. Ideally, if resistive voltage drops in the base are 
Turn-On Active
VCB = 
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negligible, and the ideality factors of both diodes are unity, then Vturn−on ~ (ϕEB − ϕBC). Vturn−on 
should also be independent of the JB. However, a large RB coupled with low α can result in 
deviations from ideal behavior. The emitter can see only the intrinsic base potential while the 
collector can see both the intrinsic and extrinsic base potential as a result of the double mesa 
structure of the device. Due to lateral resistive voltage drops in the base, a larger positive VB 
is required on the extrinsic base terminal to achieve an intrinsic VBE which can support the 
fixed JB. This results in an extrinsic B-C diode that is more forward biased and thus a larger 
VCE is needed to transition from turn-on to the active regime. The dependence of Vturn-on on JB 
can also be explained by presence of a finite RB. With reduction in these non-idealities, a 
desirable reduction in turn-on regime is expected. 
In order to explicitly show that the origin on negative JC at low VCE is due to forward 
biasing of the B-C diode, a thin AlGaN P-D was inserted on the collector side of the UID GaN 
layer below the base. This makes the B-C barrier more rectangular and should prevent injection 
of thermal electrons from collector to base. Only hot-electrons from the emitter can cross such 
a rectangular B-C barrier. The layer structure and band diagram for this device is shown in 
Figure 2.24. CE measurements of structures with and without the AlGaN P-D in the collector 
clearly show that the negative current at low VCE vanishes with the insertion of the AlGaN 
layer (Figure 2.25). The transfer ratio of the device stays almost same. The overall device turn-
on increases as more VCE is needed before the drift field in the collector sweeps the injected 
hot-electrons to the collector contact. 
  
 
 
Figure 2.24 (a) Layer structure and (b) Band diagram of HET structure with rectangular collector 
barrier 
 
Figure 2.25 CE characteristics (a) without and (b) with the rectangular collector barrier 
 
In the active regime, there are three major parameters that need discussion i.e. gain, output 
conductance and current density. 
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Current gain in a HET can be increased by increasing injection energy, reducing collector 
barrier, and reducing base thickness. All three methods have some constraints attached to them. 
 
Figure 2.26 Transfer ratio as a function of AlGaN thickness 
Injection energy is primarily limited by the materials that can be grown which can form 
a high enough barrier with GaN to inject hot electrons. Presently, an AlGaN layer is being used 
as a polarization-dipole (P-D) to inject hot-electrons. Figure 2.26 shows the increase in gain 
observed by increasing AlGaN thickness. This trend predicts that a very large AlGaN thickness 
would be required to achieve high gain. Strain limitations prevent the growth of such thick 
AlGaN layers and thus place a constraint on increasing current gain using this technique. 
  
 
 
Figure 2.27 Hot-Electron Injection using low % AlGaN P-D (a) Ideal case (b) Real case 
During the injection process, electrons first tunnel across the tip of the AlGaN barrier, 
they then accelerate over the thickness of the polarization-dipole, and finally they gain 
additional energy from the AlGaN/GaN heterojunction (Figure 2.27a). However, if the P-D 
thickness is large, electron relaxation in the P-D layer itself could be significant. Instead of 
  
 
accelerating over the P-D thickness, electrons could just move along the conduction band due 
to high scattering rate. In this case, majority of the hot-electron energy comes only from the 
heterojunction (Figure 2.27b). The P-D field can, therefore, only give a small boost in energy 
to the electrons. In order to increase the injection energy, materials with a higher P-D field or 
larger ∆Ec, like AlN or InAlN are needed. The next chapter will discuss this in more detail. 
Reducing the collector barrier height can also increase gain but only at the cost of 
increasing B-C leakage. Since the InGaN P-D in the collector has a finite thickness, electron 
relaxation could be happening in that layer too. By using higher InGaN composition, the same 
barrier height could be achieved using a thinner P-D. This would lead to higher gain due to 
reduction in transit distance. 
The presence of a polarization-induced 2DEG allows reduction in GaN base thickness 
without compromising base charge, and thus enabling higher gain. However, the base contact 
resistance needs to remain low with base scaling, in order to measure transistor characteristics. 
Experiments towards this goal will be described in the next chapter. 
The origin of output conductance in an ideal HET (RB = 0) is drastically different from the 
conventional HBT. In a bipolar transistor, as the VC is increased (for VE = 0 and a fixed positive 
VB), the neutral base thickness shrinks because of an increase in the B-C depletion region. This 
increases the gradient of electron concentration in the base leading to a higher JE and JC. The 
JB decreases slightly due to the smaller number of mobile electrons in the base for 
recombination. Since the increase in depletion region and thus the increase in currents is 
  
 
directly related to the base doping, output conductance in an HBT can be easily linked to the 
Gummel Number (number of mobile holes in the base). 
In a HET, since the current flow in the base is ballistic transport rather than diffusion, 
the boundary conditions on hot-electrons in the base are very different. In an HBT the VBE sets 
only the excess electron concentration at the emitter side of the neutral base. The JE is 
completely dependent on the base thickness (in the drift diffusion limit). In a HET, the VBE 
specifies both the hot-electron concentration and the hot-electron velocity in the base thus 
fixing the JE irrespective of the base thickness. On the collector side, depending on the energy 
distribution of hot-electrons, part of them get reflected back and part of them go through. 
Unlike an HBT, there is no boundary condition on the electron density at the collector edge of 
the base. Any increase in JC with VC therefore cannot be linked to JE. All the increase in JC 
comes at the expense of JB because at larger VC the transmission probability of hot-electrons 
across the collector barrier increases. Conceptually, this might sound like B-C leakage, but it’s 
not since these are hot-electrons and are not part of the thermal distribution in the base which 
cause B-C leakage. This is precisely the property that has been used to perform hot-electron 
spectroscopy using HETs in the past. With improvements in current gain, output conductance 
of the HETs can be expected to decrease. 
Large current density is required for achieving very high-frequency performance. One 
limitation on current density can be due to series resistance effects in the emitter and base. In 
this chapter, the device geometry used for fabricating the first III-N HETs was ∼ 50x50µm2 
  
 
emitter area. Such large device areas with low aspect ratio can result in emitter crowding effects 
and reduce current density. The next chapter will use a more scaled device geometry (~ 1x100 
µm2) for HET fabrication. Current density can also be limited by the fact that in the present 
HET design, electrons have to tunnel across the AlGaN P-D layer for injection. In the absence 
of resistive effects, the current density will ultimately be limited by the tunneling probability 
across the emitter P-D layer. This aspect is discussed in more detail in Chapter 4. 
 
Transistor breakdown here is defined as the VCE at which the JC at zero current injection 
becomes comparable to the JC during current injection. The breakdown mechanism is the 
increase in leakage currents across the B-C barrier due to thermionic emission, tunneling or 
thermionic field emission. A higher and thicker collector barrier is therefore needed for higher 
breakdown. Higher collector barrier can adversely affect gain but the collector thickness can 
easily be increased by just increasing the UID GaN thickness and making sure that the 
unintentional doping in that layer is low. Threading dislocations in GaN can also play a 
significant role in increasing leakage currents. Growth on Bulk GaN is therefore preferred 
although it is much more prohibitive in terms of cost and area. Since the HET doesn’t use the 
full bandgap of GaN, the high breakdown voltages achievable in GaN p-n junctions are not 
easily realizable here. 
  
 
 
To summarize, this chapter identified the best way to design III-N HETs taking into 
consideration various device performance metrics such as gain, leakage and base resistance. 
An AlGaN and InGaN P-D based design was shown to be the most optimal for these metrics. 
Common emitter transistor operation (β ~ 0.1) was demonstrated for the first time in III-N 
HETs by using this design. Finally, a discussion on the physical origin of various aspects of 
device characteristics was presented. 
 
 
  
 
 
In the last chapter, transistor operation was demonstrated in III-N HETs for the first time. An 
analysis of the transistor characteristics was presented in order to understand the physical 
origin of different regimes, and to suggest methods to improve performance. With a baseline 
data and basic understanding of the III-N HET, this chapter tackles the problem of low current 
gain by exploring the effect of base scaling on current gain. The problems of base resistance 
(contact and sheet) and B-C leakage have to be tackled simultaneously with current gain, in 
order to achieve a useful device. An integrated approach of device design, growth and 
fabrication is thus needed. 
 
Figure 3.1 Definition of base thickness in a III-N HET. Red curve is the 2DEG electron population in the 
base and green curve is the hot-electron population 
Collector 
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As hypothesized in the last chapter, hot-electrons can scatter not only in the GaN base 
region but also in the field-accelerated/retarded regions of P-Ds. All these scattering events 
can lead to energy and momentum relaxation thus affecting gain. The base thickness is thus 
defined as the total distance where hot-electrons can scatter and become part of the thermal 
electron distribution in the base (tB = field accelerated region of the AlGaN P-D + GaN base + 
InGaN P-D) as shown in Figure 3.1. This chapter presents the results of scaling all three 
components of the base thickness. The GaN thickness can be reduced by just changing the 
growth time of that layer. In order to shrink the P-D layers, however, the alloy composition 
also needs to be increased in order to maintain the same barrier heights. Towards this goal, use 
of pure AlN and high composition InGaN are also introduced here. A new base contact process 
is also presented in Section 3.2 which is compatible with base scaling. 
 
This section presents results on GaN base thickness scaling using the same design, growth and 
process presented in the last chapter. The only difference being that the growth here was done 
on Sapphire due to unavailability of bulk GaN substrates. The two samples presented here have 
15nm and 10nm GaN thickness in the base (B1 and B2 respectively). Figure 3.2 shows the 
layer structure of the two samples. Smaller lateral device dimensions (2x150 μm2) were used 
for lower base resistance and higher current density. 
  
 
 
Figure 3.2 Layer Structure of III-N HETs with scaled GaN base using AlGaN and InGaN P-D barriers 
 
The B-C diodes showed a rectification of ~ 2 orders of magnitude between forward and reverse 
currents (Figure 3.3). The B-C diode rectification is worse than the Bulk GaN HETs presented 
in the last chapter due to growth on Sapphire. However, it is still enough to observe and analyze 
transistor IV characteristics. 
 
Figure 3.3 Diode IV characteristics of the B-C diode on B1 and B2 
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Figure 3.4 Gummel Plot of the III-N HETs (a) B1 and (b) B2 
 
Figure 3.5 CE IV characteristics of the III-N HETs (a) B1 and (b) B2 
For sample B1, the β obtained from Gummel Plot (Figure 3.4a) and CE characteristics (Figure 
3.5a) was 0.2, which is very similar to the β obtained on Bulk GaN. The slight difference in β 
between sapphire and Bulk GaN can be attributed to variations in barrier heights due to changes 
in AlGaN or InGaN compositions. This can happen as a result of differences in calibrations for 
the two substrates. As the base thickness is reduced to 10nm, an increase in β to 0.45 (Figure 
3.4b and Figure 3.5b) was observed, due to reduced scattering in the base. Low RBsh of 
1000Ω/sq., measured for base thickness of 10nm, is enabled by the use of InGaN polarization-
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dipole to induce the collector barrier. However, base contact resistance increased to > 10Ω.mm 
for B2 from ~ 5Ω.mm for B1. The next section discusses the issues with this base scaling 
approach in detail and introduces a new method of base contacts compatible with base scaling. 
 
     
Figure 3.6 Base thickness (tB) for emitter barrier using AlN P-Ds. Red curve is the 2DEG electron 
population in the base and green curve is the hot-electron population. 
In the last chapter, high vertical leakages in MBE were stated as the reason for moving to 
MOCVD based growth for HETs. It has been shown that growth of GaN in Ga-rich regime by 
PAMBE leads to formation of Ga droplets which fill up threading dislocations and thus form 
leakage paths[60]. A recent paper by Ahmadi et al.[61] shows similar vertical leakages in 
Schottky diodes grown by PAMBE, MOCVD and Ammonia. Since PAMBE can also be used 
to grow pure AlN layers, it is now the preferred growth technique for III-N HETs. 
tB
tGaN tInGaN
  
 
The base contact process used in the previous section involved etching through the 
entire emitter and partially into the GaN part of the base using a timed etch. While this worked 
out to a reasonable degree for tB > 10nm, scaling tB to dimensions < 10nm does not allow for 
using timed etches and etching into the base. Some sort of etch stop process is needed. In the 
III-N system, the only selective etch process with very low roughness and very high selectivity 
is a BCl3/SF6 etch that etches GaN and stops on AlGaN[62]. This happens due to the formation 
of a non-volatile AlF3 layer on Al containing layers which prevents further etching. 
Coincidentally, the HET structure uses an AlGaN P-D layer on top of the GaN base which can 
be used as an etch stop. However, ohmic contacts to the base 2DEG cannot be achieved by this 
alone. The concept of ohmic contact between two regions with their own fermi-levels requires 
the presence of a lot of charge in both regions and a high transmission probability between 
them. If base contacts are deposited on top of the AlGaN P-D layer after a selective etch, the 
condition of having charge on both sides (metal electrons on one and base 2DEG on the other 
side) is satisfied. However, since ~ 6-8nm AlGaN is needed to achieve the required injection 
barrier, the tunneling probability is low across that layer. Thus, the second condition for ohmic 
contacts is not satisfied. If the AlGaN layer is partially etched to increase tunneling probability, 
the 2DEG charge decreases. This tradeoff has previously been observed in Ga-Polar 
HEMTs[63]. Tunneling probability is proportional to exponential of square root of barrier 
height as opposed to exponential of barrier thickness. Switching to an AlN layer as opposed to 
50% AlGaN therefore solves multiple problems at once (Figure 3.7). The same injection barrier 
heights can be achieved using much thinner layers (1-2nm). This allows the use of selective 
  
 
etch to put base contacts extremely close to base 2DEG. The tunneling probability is expected 
to be higher than thick 50% AlGaN. The 2DEG remains unharmed by the selective etch  
 
Figure 3.7 Schematic band-diagram for tunnel contacts to the base 2DEG using (a) thick AlGaN (b) thin 
AlGaN and (c) thin AlN 
process[64][65]. Also, using AlN, the field accelerated region of the P-D can be eliminated 
completely as discussed earlier. 
 
The process steps are illustrated in Figure 3.8. A non-selective BCl3/Cl2 low power RIE is used 
to etch ~70% of the emitter material. This forms the access region of the device. The rest of 
the emitter is etched using a BCl3/SF6 selective etch in the base contact region to stop on the 
AlN layer. This is followed by a 10 minute 400°C anneal in N2 to decompose the AlF3 
tTunnel tTunnel 
tTunnel 
  
 
layer[66]. The base contacts were deposited after this anneal. Emitter and collector contacts 
can be deposited before or after this anneal step. All devices presented from now on use a pure  
 
 
Figure 3.8 Process Flow for tunnel contacts to a HET structure 
AlN layer with this tunnel contact process technique. More details about the etch parameters 
are presented in Appendix A. 
 
Figure 3.9 shows the device structure that was used to determine the effect of GaN scaling with 
an AlN P-D emitter. A 5nm GaN layer above the AlN was modulation doped to increase base 
charge and reduce RB. The 15% AlGaN in the emitter used previously for higher base charge 
  
 
was removed in order to facilitate the etch stop process. MBE was used as the growth technique 
as it has been shown to be the best technique for growth of pure AlN layers[59]. Two structures 
of different GaN thicknesses of 8nm and 2nm (B1 and B2 respectively) were grown in a Varian 
Gen-II MBE system, equipped with conventional thermal effusion cells for  
               
Figure 3.9 (a) As grown and (b) processed structure of MBE grown III-N HETs with AlN emitter 
Al, Ga, and In sources and a Veeco Unibulb radio frequency (RF) plasma N source. The N 
source consisted of ultra-high-purity (99.9995%) N2 gas flowing at 0.7 sccm through the RF-
plasma source with 250 W RF power, which corresponded to a growth rate of 4.4 nm/min for 
metal-rich GaN layers. Substrate temperature was measured by an optical pyrometer calibrated 
using the melting point of Al. HET structures were grown on GaN templates on Sapphire with 
a threading dislocation density of ~5×108 cm-2. After growing the collector at 700˚C, the 
growth was interrupted to decrease the temperature to 570˚C for growth of InGaN. A LT GaN 
layer (4 and 1nm for B1 and B2 respectively) was then grown at the same temperature to 
protect the InGaN layer from decomposition. The necessity of having this layer sets a boundary 
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condition on the minimum possible base thickness achievable using the growth technique 
described here. The temperature was then raised to grow the rest of the base and the emitter. 
  
Figure 3.10 Band-diagram of (b) B1 and (c) B2 along XX’ showing the base 2DEG charge in red. The 
dotted red line represents the 2DEG centroid. 
   
Figure 3.11 Band-diagram of the III-N HETs in regions (a) YY’ and (b) ZZ’ 
130 140 150 160 170 180
-0.5
0
0.5
1
1.5
2
2.5
3
E
n
er
g
y
 (
eV
)
0
1
2
3
4
C
h
ar
g
e 
D
en
si
ty
 (
x
1
02
1
cm
-3
)
Depth (nm)
n
s
 = 6.98x10
12
 cm
-2
130 140 150 160 170 180
-0.5
0
0.5
1
1.5
2
2.5
3
E
n
er
g
y
 (
eV
)
0
1
2
3
4
C
h
ar
g
e 
D
en
si
ty
 (
x
1
02
1
cm
-3
)
Depth (nm)
n
s
 = 6.55x10
12
 cm
-2
0 10 20 30 40 50
-0.5
0
0.5
1
1.5
2
2.5
3
E
n
er
g
y
 (
eV
)
0
1
2
3
4
C
h
ar
g
e 
D
en
si
ty
 (
x
1
02
1
cm
-3
)
Depth (nm)
n
s
 = 4.35x10
12
 cm
-2
0 10 20 30 40 50
-0.5
0
0.5
1
1.5
2
2.5
E
n
er
g
y
 (
eV
)
0
1
2
3
4
C
h
ar
g
e 
D
en
si
ty
 (
x
1
02
1
cm
-3
)
Depth (nm)
n
s
 = 7.03x10
12
 cm
-2
  
 
 
The E-B and B-C diodes show rectifying behavior for both samples (Figure 3.12). The B-C 
diode leakage for B1 was almost same as the MOCVD grown B-C shown in the last section. 
This proves the viability of MBE as a growth technique for III-N HETs. The barrier heights  
     
Figure 3.12 (a) E-B and (b) B-C diode I-V characteristics for samples B1 and B2 
Sample RBc,noAnneal (Ω.mm) RBc,Anneal (Ω.mm) RBsh (Ω/sq) 
B1 6.3 0.49 1787 
B2 3.75 1.44 3550 
Table 3.1 Base resistance 
from band diagram simulations are ~1.2eV and ~0.9eV for E-B and B-C barriers respectively. 
The base contact resistance (Table 3.1) shows a drastic decrease after the 400°C anneal. Even 
though the anneal is theoretically supposed to only remove the AlF3 layer formed after the 
selective etch, part of the AlN might also be getting oxidized and removed in the subsequent 
acid dip. The exact reason for the reduction in contact resistance is therefore not fully clear. It 
was also observed that the same anneal conditions (if performed after emitter and collector 
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contact deposition) helped in improving contact resistances of the emitter and collector too. 
The measured base sheet resistance for sample B2 was much higher than B1. Since the 
modulation doping for both samples is the same and simulated 2DEG charge is also almost  
 
Figure 3.13 Gummel plot of samples (a) B1 and (b) B2 
     
Figure 3.14 CE I-V characteristics of (a) B1 and (b) B2 
identical, the increase in sheet resistance can be attributed to alloy scattering due to increased 
overlap of the 2DEG with the InGaN layer in B2 (Figure 3.10). 
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The current gain extracted from Gummel Plot was ~0.2 and ~1 for B1 and B2 
respectively (Figure 3.13). A more accurate method of verifying transistor action and 
extracting β is base current controlled CE characteristics[47], where β is defined as the ratio of 
JC and JB. In order to minimize spurious contributions to gain from leakage currents, a VCE 
after the knee voltage but before onset of leakage is chosen for gain extraction. The β extracted 
from CE characteristics of the HETs presented here is 0.22 (=48.96/222) for B1 and 1.02 
(=341.1/333) for B2 (Figure 3.14)[67]. Common base measurements (not shown here) also 
yielded the same β for both samples. This agreement between different measurement 
techniques shows that the extracted β > 1 is accurate. Since the only difference between the 
two samples is the GaN thickness, the increase in gain can be directly attributed to the decrease 
in tB from 13nm to 7nm. Further scaling of the base thickness might be required to achieve 
higher gain. This is the first demonstration of CE current gain in III-N HETs. 
 
In the last section, current gain in III-N HETs was demonstrated using a novel base contact 
technique which enables base scaling. However, growth limitations prevented further scaling 
of the GaN base layer because a thin GaN cap is required in order to protect InGaN from the 
high growth temperature of AlN. This section focuses on scaling the InGaN P-D thickness (and 
hence tB) using growth of higher composition InGaN layers. 
  
 
 
Figure 3.15 shows the device structure and band diagram. In order to shrink the InGaN 
thickness while maintaining a similar B-C barrier height, the InGaN composition needs to be 
increased. Therefore, a 2nm 20% InGaN layer is used instead of a 5nm 10% InGaN layer in 
the last section. This results in a reduction in tB from 7nm to 4nm. The two structures have 
almost the same B-C barrier height. 
      
Figure 3.15 (a) Layer Structure and (b) Band-Diagram of III-N HET with 20% InGaN collector 
The growth methodology was also the same as last section. Again, since the AlN layer is grown 
at higher temperature than InGaN, there is a need for a LT GaN cap on top of the InGaN layer 
to preserve the quality of the InGaN. The GaN base layer in this structure is n-type doped. 
Without base doping, ohmic contacts to the base layer could not be obtained. With base doping 
too, the contacts did not become strictly ohmic (a slight non-linearity was seen) but were very 
close. The exact cause behind this effect cannot be isolated at present. The next part discusses 
a few possible reasons that could lead to non-ohmic base contacts. 
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The emitter diode exhibited very well rectifying behavior (Figure 3.16). The B-C diode, 
however, had high leakage even though the GaN cap is the same as last section. One reason 
behind this could be the fact that 20% InGaN is grown at even lower temperature than 10% 
InGaN. The GaN cap thickness required before AlN growth could therefore be larger for 20%  
 
Figure 3.16 Diode I-V characteristics of the III-N HET 
InGaN. This was also corroborated by the fact that when the GaN cap was decreased to 1nm 
instead of 2nm (in a separate experiment), the B-C diodes became almost shorts. Another 
reason for high leakage could be barrier lowering due to the high confinement in the base. As 
the base quantum well become narrower, the ground state energy increases along with the 
Fermi-level in the base, thus reducing the effective collector barrier height.  
The base contacts were not perfectly ohmic thus preventing the extraction of base 
resistance. Since the base contacts depend on tunneling, it is preferable to have a high tunneling 
probability from the base 2DEG to the base contact layer. With a 2nm GaN cap, as the InGaN 
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composition is increased, the 2DEG shifts towards InGaN due to the lower potential in the 
InGaN layer. This could be one of the reasons responsible for the lack of ohmic base contacts 
in this sample. 
The lack of perfectly ohmic base contacts and high B-C leakage, though detrimental 
for device performance, do not prevent the extraction of gain from CE I-V (see discussion in  
   
Figure 3.17 (a) Gummel Plot and (b) CE I-V characteristics of the III-N HET 
Chapter 2). The gain extracted from Gummel Plot is ~ 3.3 (Figure 3.17a). The CE I-V 
characteristics of the device also exhibit a gain of ~ 3.5 near the knee voltage (Figure 3.17b). 
The fact that at a fixed VCE the collector current increases when base current is injected shows 
that the device behaves as a transistor. 
The use of P-D design with AlN as a tunnel contact enabled such aggressive scaling of 
the base and resulting in gain ~3.5. This is the highest DC current gain demonstrated in III-N 
HETs at present. Still, the lack of good base contacts and the high B-C leakage call for more 
improvements in design, growth and processing. The next chapter discusses extraction of mean 
free path in order to predict the base thickness required to achieve gain > 10. 
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To summarize, this chapter explored the effect of base thickness on current gain in III-N HETs. 
The base thickness was reduced in three steps. First, the GaN thickness was reduced from 
15nm to 10nm using an AlGaN P-D emitter. Maximum gain achieved was ~ 0.45. After this, 
it was determined that a change in design and process was required for further scaling. This 
led to a pure AlN P-D emitter which acted as an etch stop for base contacts. The GaN thickness 
was further scaled all the way to 2nm using this technique. Maximum gain achieved was ~ 1. 
Finally, the InGaN thickness was decreased from 5nm to 2nm by increasing its composition 
from 10% to 20%. With a total base thickness of 4nm now, the gain achieved was ~ 3.5. This 
is the highest DC current gain reported in III-N HETs and is enabled by the novel combination 
of design, growth and processing techniques introduced here.
  
 
 
A deep understanding of hot-electron transport is critical for future development of hot-
electron devices. In devices, traditionally, we are used to looking at currents as a function of 
electric fields and electron densities and electron densities as a function of energy. This is 
referred to as the drift diffusion model of transport where, 
𝑱𝒏 = 𝑞𝑛𝜇𝑛𝚬 + 𝑞𝐷𝑛𝛁𝒓𝑛 
𝜕𝑛
𝜕𝑡
=
1
𝑞
𝛁𝒓. 𝑱𝒏 − (𝐺 − 𝑅) 
The drift diffusion model however presents a very simplistic picture of electron transport in 
materials which is not valid for extreme non-equilibrium. Drift diffusion model assumes that 
even in non-equilibrium, the electron density follows a Fermi-Dirac like distribution with a 
quasi-fermi level which is different from the equilibrium fermi level. At low fields, low 
electron concentrations and long timescales, this assumption is valid as electrons are still in 
local equilibrium with the lattice. If any of these assumptions break down, the drift diffusion 
model is no longer valid. 
The Boltzmann Transport Equation (BTE) provides a more general formalism of 
classical transport. The drift diffusion model is only a special case of BTE. The BTE describes 
the time and space evolution of a distribution function (f) under different kinds of non-
equilibrium. It was originally developed for ideal classical gases but is applicable to electrons 
  
 
in solids too. The BTE can be used to describe electron transport in cases where the local 
equilibrium assumption is no longer valid and the electron distribution does not follow the 
Fermi-Dirac shape. 
𝜕𝑓
𝜕𝑡
+
𝒑
𝑚
.𝛁𝒓𝑓 + 𝑬.
𝜕𝑓
𝜕𝒑
= (
𝜕𝑓
𝜕𝑡
)
𝑐𝑜𝑙𝑙
 
 While BTE is closer to describing hot-electron transport, it still does not capture some 
key components of the physics. Any quantum mechanical behavior of electrons cannot be 
included into BTE. For example, quantum mechanical reflection of electrons, anisotropic and 
energy dependent effective mass of electrons, multiple scattering mechanisms each having 
their own anisotropy and energy dependence and more. Also, for most real cases BTE is very 
difficult to solve analytically. Most electron transport today is therefore described using Monte 
Carlo (MC) simulations, an algorithm for modelling random processes. MC simulation uses 
generation of random numbers following some probability distribution function to describe 
hot-electron physics. With good knowledge of material properties like effective mass and 
scattering rates, MC simulation is the most powerful and accurate tool to understand hot-
electron physics. The previous chapters mostly focused on empirical results as the guideline 
for improving device performance. This chapter has multiple goals, first, to qualitatively 
visualize the behavior of hot-electrons in solids using 3D momentum-space (k-space) plots, 
second, to present experimental data on extraction of mean free path using III-N HETs, and 
finally, to use this understanding and present a comprehensive picture of the design space of 
III-N HETs. 
  
 
 
 
MC simulations are typically used to model the ensemble behavior of entities whose properties 
change as a result of random events. This involves generation of random numbers that follow 
some given probability distribution and updating the properties of the entities whenever such 
random events happen. Once this is done, the ensemble properties can be extracted by 
averaging over a large number of entities. In this case, the entities are electrons, the random 
events are scattering events, and the properties are position and momentum. 
Full band MC simulators exist for various semiconductors which can be used to exactly 
model the behavior of real devices. However, to get insight into the process of scattering, it is 
more useful to work with a highly idealized situation. In order to accomplish this, a simple MC 
simulator was written in MATLAB closely following the methodology explained by 
Lundstrom[68]. The algorithm and the approximations used are described next. 
Each electron in the system is assigned five properties. The electron momentum in three 
directions (kx, ky, and kz), total electron energy, and electron position along +z direction. All 
of these properties are updated as the electrons pass through various stages of the simulator. 
The MC simulator developed here consists of four basic parts. (1) Initialization, where, 
given the Ec-Ef, electrons are randomly assigned states such that they obey Fermi-Dirac 
  
 
statistics. The number of electrons used in the simulator can be chosen here. (2) An electron 
filter which acts as the injector. Given a transmission probability vs energy for the injector, the 
properties of the initialized electrons are updated according to the laws of QM as they are 
injected into the base. (3) A MC simulator where properties of each electron are updated 
according to randomly generated scattering events with a mean scattering time. (4) An electron 
filter which acts as the collector. All the electrons that have travelled a certain specified 
distance (base thickness) are passed through this filter in order to calculate transfer ratio of the 
transistor. 
A mentioned before, electrons are assumed to behave as QM particles for the injection and 
collection part of the simulation. However, for the scattering part, electrons are assumed to be 
localized wave packets with well-defined position and momentum expectation values. QM 
spreading of these wave packets with time is assumed to be negligible. Bands are assumed to 
be parabolic and isotropic. Only one scattering mechanisms with anisotropic momentum 
relaxation and a finite energy relaxation is implemented for now. This is aimed to mimic some 
properties of polar optical phonon scattering in III-Nitrides. However, it is meant to be just a 
qualitative visual aid and does not capture fine details of the electron-phonon scattering 
process. With all these approximations, the MC simulation program becomes quite simple to 
write and the results are easy to interpret. 
  
 
 
Electrons are uniformly distributed in the k-space such that their density obeys the Fermi-Dirac 
distribution. Only electrons with positive kz are populated as the device is assumed to be along 
the z direction. Figure 4.1 shows the distribution of electrons in the k-space. Figure 4.2 shows 
the energy in +z direction and the total electron energy. Since the parallel momentum is 
conserved during injection and collection, it is important to track the momentum/energy in all 
directions separately. 
 
Figure 4.1 k-Space maps of electrons after Initialization 
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Figure 4.2 Distribution of electrons vs (a) Energy in +z direction and (b) Total Energy 
The injection mechanism is assumed to be across a step-down potential of 1.5eV. The kx and 
ky (parallel momenta) are conserved as electrons cross this heterojunction. The transmission 
probability as a function of kz is given by, 𝑇 =
2√𝑘𝑧1𝑘𝑧2
𝑘𝑧1+𝑘𝑧2
. 
 
Figure 4.3 k-Space maps of electrons after Injection 
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Figure 4.4 Distribution of electrons vs (a) Energy in +z direction and (b) Total Energy 
The k-space and energy plots clearly show that a step down potential only introduces shifts in 
kz and Ez. All the change in Etot comes due to change in Ez. 
The time of free flight for each electron is generated according to a Poisson distribution with 
mean scattering time of 10fs. After the time of free flight, the electron position is updated using 
the group velocity (m* = 0.2). The electron k are updated according to the scattering 
mechanism. In the present case, the scattering process is assumed to reduce total electron 
energy by 0.2eV and randomly change the electron direction using a normal distribution with 
an angular spread of π/4. This results in anisotropic momentum relaxation and finite energy 
relaxation. Polar LO phonon scattering in GaN behaves in a similar way except the energy 
relaxation is 92meV and the anisotropic momentum relaxation follows a very complex 
function. 
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Figure 4.5 k-Space maps after ~ 1fs transit time 
 
Figure 4.6 Distribution of electrons vs (a) Energy in +z direction and (b) Total Energy after ~ 1fs transit 
time 
The plots in Figure 4.5 and Figure 4.6 show the electrons after a time step of ~ 1fs and the plots 
in Figure 4.7 and Figure 4.8 show the electron distribution after ~ 10fs. 
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Figure 4.7 k-Space maps after ~ 10fs transit time 
 
Figure 4.8 Distribution of electrons vs (a) Energy in +z direction and (b) Total Energy after ~ 10fs transit 
time 
 The k-space plots show that in a HET, electrons start out being highly directional and 
with time, get more uniformly distributed across the k-space and occupy smaller and smaller 
shells in the k-space. This is also clearly visible in the energy distributions where the Ez and 
Etot distributions shift towards zero with time. The Etot distribution shifts in discrete steps as 
the scattering process here is designed to lose 0.2eV for every scattering event. 
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Figure 4.9 Collector transmission probability vs kz superimposed on the electron distribution 
In order to calculate transfer ratio, the data for all electrons that have travelled a certain 
distance, equal to base thickness, is put together and passed through the collector filter. Since 
the collector filter is also a kz filter, momentum relaxation plays a big role in determining the 
transistor α. Figure 4.9 shows the transmission probability as a function of kz superimposed on 
the k-space distribution of electrons. 
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Figure 4.10 MFP using a 1.5eV injection with a 1eV collector barrier 
This exercise can be repeated for multiple base thicknesses. When the resulting transfer 
ratio vs base thickness profile is plotted, it turns out to follow an equation of the form, 𝛼 =
𝛼0𝑒
− 
𝑡𝐵
𝜆𝑚𝑓𝑝  (Figure 4.10). The slope gives a quantity called ballistic mean free path and the 
intercept gives the transfer ratio at zero base thickness. This form also makes intuitive sense as 
scattering processes follow the Poisson distribution. Just like nuclear decay has a half-life, hot-
electron scattering has a scattering time or mean free path. 
The λmfp is a measure of how fast the transfer ratio decays with base thickness. It 
depends on multiple phenomena like different scattering mechanisms, electron velocity, and 
difference between the two barriers. The α0 depends mainly on the difference between emitter 
and collector barriers. These MC simulations are not meant to be taken for their quantitative 
prediction power. The main purpose of doing these simulations is (a) to develop an intuitive 
visual understanding of electron scattering in solids and, (b) to motivate the use of an 
exponential equation for fitting device results. 
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Mean free path can be defined in several ways. The three important definitions to consider are 
given as follows, 
 Empirical Definition: The empirical mean free path is defined as the slope 
(exponential) measured from a plot of α vs tB extracted from hot-electron transistors. 
 Strong Theoretical Definition: Here, mean free path is extracted using full band 
Monte Carlo simulations of hot-electron transistors using known material parameters. 
 Weak Theoretical Definition: This mean free path is obtained by just multiplying the 
mean momentum relaxation time and the electron group velocity at the given injection 
energy. 
The focus of this section is on extracting the empirical mean free path using III-N HETs and 
comparing the extracted quantity to the weak theoretical definition of mean free path. Before 
proceeding to MFP measurements on HETs, a review of different hot-electron scattering 
mechanisms and rates is presented. 
The polar interaction of optical phonons (POP) is theoretically anisotropic where momentum 
relaxation rate could be much slower than scattering rate. Theoretical scattering rate for POP 
scattering stays relatively constant with energy while momentum relaxation rate drops with 
  
 
energy because the initial momentum is higher at higher energy. Since momentum relaxation 
is what is ultimately important for HETs, polar interaction favors long mean free paths. The 
longitudinal polar optical phonon, theoretically, has the fastest scattering rates of all 
mechanisms in the III-N system. The electron-phonon scattering threshold for GaN is 
92meV[69]. The theoretically calculated LO phonon emission rate in GaN is 10fs[69], [70]. 
However, very few experimental measurements exist and the extracted scattering rate using 
femtosecond pump-probe techniques are larger than the theoretical values by an order of 
magnitude (200 − 300fs)[71], [72]. The explanation for this discrepancy has been phonon 
reabsorption due to the presence of hot-phonons when the carrier density is large. Also, many 
of these measurements extract energy relaxation and not momentum relaxation which is the 
more relevant parameter for HETs. Energy relaxation using LO phonons is slow as the energy 
emitted through each phonon is just 92meV. 
Deformation potential interaction (ODP) is isotropic i.e. momentum relaxation rate is same as 
scattering rate and the scattering rate increases with energy. While at low energies ODP 
scattering rate is much smaller than POP scattering rate, at higher energies (> 1.5eV) it can 
become higher than POP momentum relaxation rate[73]. 
Intervalley scattering also happens as a result of POP scattering. Once the satellite valleys are 
energetically available, electrons scatter into them and thus increase momentum relaxation 
  
 
rate. The Γ − L separation in GaN has been theoretically calculated to be > 2eV[74], [75]. 
Again, experimental measurements for these are few in number and do not agree well with 
theoretical predictions. Experimentally measured intervalley separation in GaN is ∼ 
1.2eV[72], [76]. Intervalley scattering rate in GaN has been measured to be ∼ 100fs[72]. 
 
Figure 4.11 Average energy and momentum relaxation rates in GaN (solid) and AlN (dotted) as a 
function of electron energy[73] 
 
  
 
Figure 4.12 Group velocity of electrons as a function of electron energy[77] 
 
Figure 4.13 Mean free path in GaN using the weak theoretical definition 
To sum this all up, at low energies where intravalley POP scattering dominates, 
momentum relaxation rates in GaN can be ~ 10fs or higher. As the electron energy increases, 
momentum relaxation rate in GaN decreases from 8fs at 1eV to 5.9fs at 2eV (Figure 4.11). 
Figure 4.12 shows the electron group velocity as a function of energy. Using the weak 
theoretical definition, the hot-electron mean free path can be estimated by just multiplying 
these two quantities together (Figure 4.13). The trend of decreasing mean free path with higher 
injection energy has many implications for the III-N HET. Since the collector barrier has to 
block leakage currents and be smaller than injection energy for high gain, it sets a lower bound 
on injection energy. The upper bound is set by decrease in mean free path and hence gain at 
very high energies. 
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 λMFP
As seen in the last section, the transfer ratio of a HET is essentially a measure of the momentum 
relaxation that happens in the base. It was also shown that the transfer ratio vs base thickness 
can be fit to an equation of the form, 𝛼 = 𝛼0𝑒
− 
𝑡𝐵
𝜆𝑚𝑓𝑝. Here, III-N HETs are used to extract 
transfer ratio as a function of base thickness and fit it to this equation. Since the base thickness 
consists of GaN and the PDs, it is very difficult to change all of them simultaneously. 
Therefore, the only variable that is changed here is the GaN thickness in the base. The λmfp 
extracted is thus the MFP in GaN and α0 is the α at zero GaN thickness. 
 
Figure 4.14 Layer structure used for the MOCVD mean free path series 
The HET design used for extracting MFP in MOCVD grown material is the one introduced in 
Chapter 2. The structure used for the MFP experiment is described in Figure 4.14. 
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Figure 4.15 CE characteristics showing the currents near knee voltage for the MOCVD samples 
 
Figure 4.16 MFP on MOCVD material 
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The α for each sample is extracted from CE characteristics near the knee voltage as shown in 
Figure 4.15. Figure 4.16 shows the resulting fit. The extracted λmfp is 7.49nm. Due to electron 
relaxation in the AlGaN P-D layer, the injection energy here is unclear. It is therefore difficult 
to make any statements about the momentum relaxation time.
 
 
Figure 4.17 Layer structure of the MBE HETs for extracting MFP with 1.5nm AlN 
The design used here is the one introduced in Chapter 3 (Figure 4.17). The extracted λmfp for 
these samples is 6.04nm (Figure 4.18, Figure 4.19). 
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Figure 4.18 CE characteristics showing the currents near knee voltage for the MBE samples 
 
Figure 4.19 MBE MFP with 1.5nm AlN 
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The major purpose of this section, apart from extracting mean free path, is to guide 
future device scaling. Figure 4.20 shows the present HET design with three major parameters 
i.e. tAlN, tGaN, and tInGaN. 
 
Figure 4.20 Design parameters for the III-N HET 
Figure 4.21 shows the effect of all three parameters on the transfer ratio of the device. 
Scaling tB clearly has an exponential effect on α and the fit predicts a β ~ 10 at tB = 3nm. The 
exponential scaling also demonstrates a transport regime limited by hot electron scattering. 
The fact that the α0 here is > 1 implies that as the device is scaled further, the hot-electrons will 
be fully ballistic and the device α with stop increasing exponentially with tB. In this  
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Figure 4.21 Design space of the III-N HET 
regime, the device α will primarily be dependent on quantum mechanical reflections at the 
collector barrier. 
The MFP numbers presented here are very different from the numbers extracted from 
similar experiments done by Dasgupta et al.[78] which estimated MFP ~ 40nm in GaN and 
exhibited an increasing trend with injection energy. The reason behind this discrepancy is 
believed to be the lack of CE operation in the HETs used for MFP extraction in the previous 
experiment. As a result CB measurements were used to estimate α. The discussion in Chapter 
2 shows that in presence of high RB, CB measurements can result in extraction of artificially 
large α. The experiments presented in this work, therefore, are much more accurate in their 
estimation of MFP and the extracted numbers closely agree with theoretical MFP (Figure 4.13). 
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The primary focus of the previous section was to understand hot-electron transport and use 
experimental mean free path measurements to guide future device design. This section 
discusses hot electron injection and collection which are very important aspects of the device. 
Hot electron injection determines several important device metrics like injection energy, gain 
and current density. We have already seen how the collector barrier adds to base thickness. 
This section discusses the quantum mechanical reflections at the collector barrier and their 
impact on device gain. 
 
The emitter barrier formed by the AlN P-D layer provides several advantages over alternative 
designs in terms of ease of growth and processing. However, the injection mechanism for such 
a barrier is very complex in comparison to a simple Schottky barrier. By using bias dependent 
calculations of transmission probability and current density (software developed by Trey 
Suntrup at UCSB), it is clear that the AlN P-D barrier behaves like a thermionic injection 
barrier where the barrier height is ϕEB (Figure 4.22). However, since electrons near the emitter 
fermi level have to tunnel across the AlN layer before being injected, the tunneling probability 
plays a key role in determining maximum current density. Figure 4.23 shows the transmission 
probability across some AlN diodes at flat-band (when the conduction band in the emitter  
  
 
 
Figure 4.22 Injection of hot-electrons across the AlN barrier 
 
Figure 4.23 Transmission probability across the AlN layer. Black line represents Fermi distribution 
T << 1      JE = 5 μA/μm
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GaN is flat). The AlN tunneling probability can thus suppress the current density by as much 
as 2-3 orders of magnitude. Current density calculations show that the maximum theoretical 
current density for such diodes is ~ 10 kA/cm2. 
Chapter 6 discusses some design improvements in the emitter barrier structure to enable 
much larger current densities. Here, the focus is on finding experimental evidence of 
suppression of current density. The current density in HETs is primarily limited by base 
resistance at present so it is not the right tool to study current density. AlN P-D diodes can be 
used to understand limits on current density. The equation for current transport across a 
thermionic barrier is, 
𝐽𝐸 = 𝐴
∗𝑇2𝑒
−
𝑞𝜙𝐵
𝑘𝐵𝑇 (𝑒
𝑞𝑉
𝑘𝐵𝑇 − 1) 
where 𝐴∗ is the Richardson constant and is equal to,  𝜋𝑒𝑚∗𝑘2/ℎ3. Since this is just dependent 
on material constants, it can be easily calculated for most materials. The derivation of this 
equation, however, assumes a transmission probability of 1 for any electrons with more energy 
than the barrier. For complex barrier structures like the HET emitter barrier, transmission 
probability is much smaller than 1. When re-derived for cases where transmission probability 
is lower than 1, the new thermionic equation is, 
𝐽𝐸 = 𝐴
∗∗𝑇2𝑒
−
𝑞𝜙𝐵
𝑘𝐵𝑇 (𝑒
𝑞𝑉
𝑘𝐵𝑇 − 1) 
where 𝐴∗∗ is the new Richardson constant and is equal to the product of the regular Richardson 
constant and an effective transmission probability across the AlN layer. The A** can be 
extracted using diode measurements and can provide a good estimate of the effective 
  
 
transmission probability. In order to test this, AlN diodes were grown and fabricated followed 
by temperature dependent I-V characterization. For a simple thermionic barrier, the Richardson 
plot can readily give A* and ϕB by extracting JS (extrapolated current at zero bias) from I-V 
characteristics at each temperature and performing a linear fit to ln(JS/T
2) vs q/kBT using, 
ln (
𝐽𝑆
𝑇2
) = ln(𝐴∗) −
𝑞
𝑘𝐵𝑇
𝜙𝐵 
For real diodes, however, lateral fluctuations in barrier height influence the Richardson plot by 
introducing a second order term. The current equation now becomes, 
ln (
𝐽𝑆
𝑇2
) = ln(𝐴∗) − (
𝑞
𝑘𝐵𝑇
)𝜙𝐵 + (
𝑞
𝑘𝐵𝑇
)
2 𝜎𝑠
2
2
 
A second order fit to this equation yields A*, ϕB, and σs (variance in barrier height). Figure 
4.24 shows such a fit for a 1.5nm AlN diode. 
 
Figure 4.24 Richardson Plot of emitter diode with 1.5nm AlN 
  
 
 The extracted A* of ~ 0.295 A/cm2K2 is two orders of magnitude lower than the 
theoretical A* for GaN. Using this same technique on an InGaN diode yields an A* that is very 
close to ideal. This is very clear evidence of the effect of tunneling on the current density in 
HETs. 
 
The collector barrier formed by the InGaN P-D influences device characteristics in multiple 
ways. As part of the base thickness, it has a direct effect on current gain as discussed in Chapter 
3. In addition, it forms the collector barrier which affects current gain and leakage. Leakage 
characteristics across the collector barrier depend on the barrier height but are also a strong 
function of dislocation density. This section will focus only on the effect of collector barrier 
on current gain by using theoretical calculations of quantum mechanical reflections. 
 
Figure 4.25 Quantum mechanical reflections at the InGaN barrier 
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Figure 4.25 shows the simulated transmission probability across the InGaN collector barrier. 
The simulated injection energy in the HETs using 1.5nm AlN emitter is ~ 1.5eV. The collector 
transmission probability is ~ 0.937 at this energy corresponding to a current gain of ~ 15. In 
addition, as the collector barrier is reverse biased, the transmission probability across it 
increases thus increasing the current gain. The design space picture now looks like Figure 4.26, 
where the horizontal lines show maximum α for different injection energies. 
 
Figure 4.26 Transfer ratio as a function of injection energy for fixed collector barrier 
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To summarize, this chapter first used 3D k-space maps generated using an MC simulator to 
develop an intuitive understanding of scattering processes for hot-electrons. This was also used 
to motivate the use of an equation of the form 𝛼 = 𝛼0𝑒
− 
𝑡𝐵
𝜆𝑚𝑓𝑝  for extraction of mean free path. 
Experiments on III-N HET structures grown on MOCVD and MBE were performed to extract 
MFP. The MOCVD structures used an AlGaN P-D as the emitter while the MBE structures 
used an AlN P-D. The extracted values were in close agreement with theoretically calculated 
MFP. These measurements were used to predict a current gain of ~ 10 at tB = 3nm. Finally, the 
implications of injection and collection mechanism on the device characteristics were 
discussed. Suppression of current density due to tunneling in AlN diodes was demonstrated 
using temperature dependent measurements. 
 
 
  
 
 
In Chapter 3 the focus was on shrinking the base thickness using an AlN/GaN/InGaN design. 
The GaN interlayer was used as a transitional layer to change growth conditions from InGaN 
like to AlN like. The minimum achievable GaN thickness was ~2nm (limited by leakage 
issues) using that growth paradigm. Also, the 2nm InGaN (20%) used earlier was not enough 
to achieve a low IBCleak. The minimum total base thickness is thus ~ 4-5nm for the growth 
methodology used in the last chapter. Even with all these limitations, gain of 3.5 was 
demonstrated by scaling the hot-electron transit distance to 4nm. 
Even though gain of 3.5 is sufficient to test the high-frequency potential of III-N HETs, 
the focus of this chapter is still on exploring the limits of DC current gain. With β = 3.5 or α = 
0.78, 22% of the injected current still goes into the base. As we look to increase current density 
in the future, the resistive voltage drops in the base caused by the base current can pose a 
serious problem. This problem is even more severe in HETs compared to HBTs as the base 
charge depletes with emitter bias in HETs thus degrading RB too. It is therefore extremely 
important to find the right design for high DC current gain if the III-N HET is to be a useful 
transistor in the future. Chapter 4 predicted current gain ~ 10 at total base thickness of 3nm. 
The focus of this chapter is on coming up with a HET design, growth and process which can 
help achieve a 3nm base. 
  
 
 
Since InGaN and AlN are such different materials in terms of their structural and 
electronic properties and also growth regimes, in order to shrink the base further, the growth 
regimes for these layers need to be closer. This will help in reduction/elimination of the GaN 
layer in the base. Growth of InGaN under AlN like conditions is extremely difficult if not 
impossible. In this chapter, therefore, the focus is on growth of AlN at InGaN growth 
temperature. This potentially allows for further scaling of the base for higher gain by removing 
the GaN interlayer. Since the AlN layer is grown at LT now, the B-C leakage issue can also be 
potentially mitigated. The next sections discuss the experiments performed towards this goal. 
 
All experiments in this section use a different MBE (Gen930) because of some growth issues 
with the machine used in the previous chapters (GenII). As always, the machine condition was 
tested by growing individual LT AlN and InGaN diodes. The diode IV characteristics were 
rectifying by > 2 orders of magnitude with turn-on voltages close to expected values. 
 
The device structure and band diagram is shown in Figure 5.1. Three samples with different 
AlN thicknesses are used for this experiment in order to find out the optimum AlN thickness  
  
 
 
Figure 5.1 (a) Layer structure and (b) conduction band diagram for InGaN QW HETs 
for gain. The InGaN thickness used is 3nm as it gave lower leakage compared to 2nm InGaN 
in separately grown diode structures. 
The growth of this structure is very similar to MBE HETs describe earlier except for 
the AlN layer. After the growth of InGaN, the substrate temperature and In flux were kept the 
same and Al cell shutter was opened. The In does not incorporate into the crystal but serves as 
surfactant to enable growth of smooth AlN even at the growth temperature of InGaN. After 
AlN growth, the 5nm modulation doped GaN layer was also grown at the same temperature 
and then a growth interrupt was introduced in order to raise substrate temperature. Separate 
diode and test structures showed good rectification in the individual diodes and good surface 
morphology for LT AlN and InGaN layers when grown separately. 
The process flow for these devices was also identical to the flow described in Chapter 
3. After fabrication, however, the transistors showed no modulation in CE biasing. This is 
strange because the diodes when grown separately were rectifying. Also, the B-C diode when  
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Figure 5.2 AFM images of (a) AlN/InGaN HET after the selective etch (b) co-loaded GaN template with 
the same selective etch duration 
measured on the transistor had low leakage. The answer lies in the fact that base TLMs showed 
non-ohmic behavior and very high resistance. As a result of bad base contacts, the intrinsic 
device was not biased at all. This effect seems to be quite similar to what was seen in Chapter 
2. The lack of base contacts can be due to either the contacts or the base 2DEG itself. 
To further investigate the cause of non-ohmic base contacts, surface morphology of the 
structure was examined. The surface roughness of the structures before processing was < 1nm. 
After the first RIE etch, there was no marked increase in the roughness. However, after the 
selective etch which is supposed to stop on AlN, very high roughness > 2nm was observed.  
  
 
 
Figure 5.3 Schematic showing the evolution of surface morphology with growth and processing. 
At the same time, GaN templates and GaN/AlN/GaN structures subject to the same selective 
etch process showed very good surface morphology with roughness less than or equal to 1nm. 
Figure 5.2 shows the measured AFM results after the selective etch. The difference in etch 
depth measured on the HET and a co-loaded GaN template clearly shows that the etch 
selectively stops on AlN. This indicates that the roughness measured after the selective etch 
on HETs is in fact the roughness of the AlN layer itself. This roughness is unobservable on the 
as grown epi because the surface morphology recovers when 150nm GaN is grown on top of 
the AlN layer. Figure 5.3 shows a schematic of how the roughness originates, gets masked by 
growth and again manifests after the selective etch. The lack of base conductivity can therefore 
  
 
be directly related to the bad surface morphology of the AlN surface. The next part describes 
experiments to understand the origin of this issue and potential solutions. 
 
 
Figure 5.4 Layer structure and growth conditions of the AlN/InGaN HEMTs 
Figure 5.4 describes the HEMT structures used in this experiment. These structures are meant 
to model the conductivity of the base region of the HET. One of the possible causes for lack 
of conductivity, as discussed previously, is the roughness of AlN surface. Since the AlN layer 
when grown separately under the same growth conditions does not show an increased 
roughness, it indicates that the degradation in morphology is somehow caused by the growth 
of AlN on InGaN specifically. In order to conclusively prove this, three samples were grown 
using MBE. The first sample (H1) was similar to the HET structure used in the last section i.e. 
2DEG at AlN/InGaN interface. The second sample (H2) has a 1nm LT GaN layer in between 
the InGaN and LT AlN layers. The third sample (H3) also has a 1nm LT GaN layer, however, 
the AlN is grown at HT after a growth interrupt. To test the channel conductivity, Indium-dot 
  
 
Hall measurements were performed on these HEMTs and charge density and mobility was 
extracted. Table 5.1 summarizes the results of these Hall measurements. 
Sample Mobility (cm2/V.s) Charge (cm-2) Rsh (Ω/sq) 
H1 NA NA ∞ 
H2 200 8x1012 4000 
H3 400 8x1012 2000 
Table 5.1 Summary of charge and mobility of AlN/InGaN HEMTs 
As expected, sample H1 exhibited no channel conductivity while both H2 and H3 had 
reasonable mobility and charge. With the insertion of just 1nm LT GaN interlayer, the surface 
morphology was recovered and the channel conductivity increased. Sample H3 had even better 
mobility indicating that the LT AlN by itself degrades the mobility too. However, a growth 
interrupt to raise substrate temperature just 1nm away from InGaN might be very bad for B-C 
leakage in HETs. For HEMTs this structure works only because the back barrier is semi-
insulating GaN. 
To conclude, this experiment proves that growth of AlN on InGaN causes degradation 
in morphology of that interface leading to no conductivity in the channel. The physical 
mechanism of this degradation could be intermixing. Since the Al-N bond is much stronger 
than In-N, growth of AlN directly on InGaN could result in Al displacing the In from the 
InGaN layer. 
  
 
 
This chapter introduced a new HET design which can potentially scale the base to 2-3 nm 
dimensions. The new design uses an InGaN layer as the base and collector barrier 
simultaneously. However, issues with the morphology of AlN/InGaN interface prevented the 
formation of a conductive 2DEG. The evidence strongly suggests the presence of intermixing 
at AlN/InGaN interface. The intermixing was readily eliminated by insertion of a thin LT GaN 
layer between AlN and InGaN. Further investigation is required to implement the HET with a 
thin LT GaN interlayer. In addition, the exact relationship between growth 
conditions/methodology and intermixing needs to be explored. 
 
 
 
 
 
 
 
 
 
  
 
 
 
The work presented in this dissertation can be summarized in the following few points. 
 Chapter 1 discussed the operation and design principles of a general HET. A discussion 
on the HET family of transistors was then presented and used to motivate the use of the 
III-N system for studying HETs. The two major reasons for studying a HET are, 
building a high-frequency transistor and, understanding hot-electron physics in the III-
N system. 
 Chapter 2 introduced a new HET design using polarization-dipoles and used it to 
demonstrate transistor action in III-N HETs for the first time. The maximum β achieved 
was ~ 0.1. 
 Chapter 3 focused on scaling the base thickness by reducing the GaN thickness in the 
base, moving from AlGaN to AlN in the emitter, and increasing InGaN composition. 
A new method of making base contacts via tunneling through the AlN layer was 
introduced in order to enable base scaling. The maximum β achieved was ~ 3.5 using 
a 4nm GaN/In0.2Ga0.8N base. 
 Chapter 4 was focused on studying mean free path: first qualitatively using MC 
simulations, then quantitatively using existing literature, and finally empirically using 
  
 
III-N HETs. In addition, the implications of injection and collection mechanism on 
device characteristics were discussed. 
 In Chapter 5, a III-N HET with AlN grown directly on InGaN was attempted for high 
gain. It was discovered that intermixing at the AlN/InGaN interface highly degraded 
conductivity. A thin GaN interlayer was then introduced to preserve the interface 
quality. 
Despite all the design, growth, and process constraints, and the fast scattering rates in III-
Nitrides, this thesis has been successful in demonstrating high current gain (~ 3.5) in III-N 
HETs for the first time. 
 
Based on all the understanding developed in this work, this section looks at some avenues of 
future exploration that will be extremely important to take the III-N HET to the next level. 
 
As discussed in Chapter 1, base resistance is one of the most important parameters for high-
frequency operation. Since the mobility in the InGaN base will be limited due to alloy 
scattering, high base charge is critical in order to achieve low RB in III-N HETs. Also, since 
the base charge reduces with emitter bias, it is important that charge is introduced in a way that 
it remains independent of device bias. III-N HEMTs rely on high 2DEG charge only at zero 
gate bias and the 2DEG gets depleted with gate bias. Therefore, the problem of  
  
 
 
Figure 6.1 Basic InGaN QW HET with doping only in the n+ emitter and collector contact layers. 
maintaining high 2DEG charge at all bias values has never been attempted and would require 
some novel design and growth techniques. Different methods of introducing base charge in a 
III-N HET are discussed next. The baseline structure for comparing base charge is an InGaN 
QW HET structure (Figure 6.1). 
Simply doping the base does very little to increase base charge as the Ef is very high above the 
Ec in the 2DEG region. Any dopants in the region won’t be ionized at all thus severely limiting 
the amount of charge that can be introduced by simple doping. This is verified by band-diagram 
simulations (Figure 6.2) which show a very modest increase in base charge even after heavily 
doping the base. Empirically, however, base doping has been seen to improve base contacts in 
highly scaled III-N HETs (Chapter 3). 
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Figure 6.2 HET with InGaN QW doped at 5e19 cm-3 
Modulation doping is the technique of introducing charge in a QW by doping remotely in a 
barrier region of the structure. Since the HET has an InGaN QW with barriers on both sides, 
there are multiple ways of modulation doping for base charge. 
 Emitter GaN layer : Modulation doping the emitter GaN layer is the easiest method 
of introducing base charge and was used in Chapter 3. However, as the emitter bias is 
increased for current injection, any doping in the emitter GaN layer will no longer 
remain depleted. Thus, the charge introduced into the base will eventually go away 
(Figure 6.3). This also leads to an important insight that modulation doping must be 
introduced in regions that will always be depleted no matter what the bias conditions 
are. 
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Figure 6.3 Modulation doping in a 2nm GaN layer next to the AlN at 5e19 cm-3 (a) at equilibrium and (b) 
at 1.6V emitter bias. 
 Emitter AlN : This layer in the emitter remains depleted irrespective of emitter bias 
since it has a large ΔEc with GaN. Addition of dopants to the AlN would ensure that all 
of them result in base charge at all bias conditions (Figure 6.4). The limits of doping 
AlN without degrading material quality, thus, need to be studied. 
 
Figure 6.4 Modulation doping in the AlN at 5e19 cm-3 (a) at equilibrium and (b) at 1.4V emitter bias. 
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 Base : A thin GaN layer can be introduced in the middle of the InGaN base (inset in 
Figure 6.5). Since this layer has a ΔEc with InGaN, any dopants in this layer will result 
in base charge that does not deplete with bias. However, addition of GaN increases 
base thickness thus affecting the gain. This tradeoff needs to be investigated. 
 
Figure 6.5 Modulation doping in a 1nm GaN layer at 5e19 cm-3 in the middle of the InGaN base (a) at 
equilibrium and (b) at 1.5V emitter bias. 
 Collector GaN : Since the B-C diode is always reverse biased, doping the collector 
GaN also results in base charge that does not decrease with bias. However, doping the 
collector reduces the effective tunneling thickness for the base 2DEG into the collector. 
This will result in higher leakage currents and is therefore not the best method of 
introducing base charge. 
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Figure 6.6 Collector GaN doped at 1e18 cm-3 
 Polarization Graded Collector : Polarization fields can be used to counter the issue 
of reduction in tunneling distance due to collector doping. In other words, instead of a 
UID GaN layer, the collector can be made using either an InGaNGaN or a 
GaNAlInGaN graded layer. The polarization fields in such collector layers can be 
used to engineer a collector barrier with large tunneling distance for low leakage and 
high doping for low RB. A collector with GaNAlInGaN grading can also be used to 
construct a rectangular collector barrier which does not inject current into the base. 
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Figure 6.7 Collector GaN replaced by graded layer from 5% InGaN to GaN doped at 5e17 cm-3 
A HET design with AlN doping and a graded and doped collector barrier can therefore be used 
to introduce ~ 1x1013 cm-2 base 2DEG charge which is not depleted by emitter bias. 
 
Breakdown voltage is low in III-N HETs for two primary reasons. First is the presence of 
defects which assist tunneling leakages and reduce breakdown voltage. Second is the very 
nature of vertical unipolar devices. In vertical devices, any voltage applied across the B-C 
junction rapidly increases the fields across that region. In contrast, lateral devices like the 
HEMT split the applied drain bias into two fields. The vertical field which can cause gate-drain 
leakage gets pinned while the lateral field keeps increasing. Unipolar devices also do not use 
the full bandgap of the material system. Instead only the conduction band is used to engineer 
barriers which block leakage. Therefore, HETs in the III-N system have such low breakdown 
voltage in spite of the presence of a large bandgap. 
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Figure 6.8 High breakdown voltage III-N HET (a) structure and (b) mechanism 
Growth on bulk GaN with low dislocation density can be used to reduce defect related 
leakages. However, in order to achieve the breakdown fields of III-N p-n diodes in a III-N 
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HET, novel device structures are needed. One such structure is shown in Figure 6.8. This 
structure uses a 2D p-n junction below a standard HET structure to pin the electric fields in the 
B-C region of the HET. This can be used to transfer the breakdown from a B-C tunneling 
breakdown to a p-n junction breakdown. Growth and fabrication of complex structure like this 
will introduce additional tradeoffs and constraints. Novel techniques in growth and processing 
will have to be explored in order to achieve the maximum possible breakdown in III-N HETs. 
Reasonable breakdown voltages (~10V) can still be achieved by growth on bulk GaN. 
 
With good base resistance and reasonable breakdown voltage, development of high-frequency 
devices can be attempted. Some of the important questions that need to be answered during 
this development process are highlighted below. A more detailed discussion on the high-
frequency tradeoffs for III-N HETs is presented in Appendix B. 
High current density of the order of ~ 1MA/cm2 (for low dynamic resistance) has been shown 
to be critical for ultra-high-frequency operation of HBTs. Similar requirements also apply for 
HETs. The current densities demonstrated in this work have been of the order of a few kA/cm2. 
Huge improvements are thus required on this front. The AlN barrier which is used for hot-
electron injection can limit the current density due to low tunneling probability across that 
layer. Since the presence of this layer is critical for hot-electron injection and also for base-
contacts it cannot be removed. Also, no other device designs exist at present which can enable 
  
 
high energy injection and contacts to a scaled base at the same time. The best method, 
therefore, for improving current density is to remove the AlN tunneling choke by the use of 
resonant tunneling. This can be done by introducing a thin GaN layer in the middle of the AlN 
layer. A quasi-bound state is formed in this thin GaN QW which enables resonant tunneling. 
The thickness of the GaN layer needs to be tuned such that the resonant tunneling energy 
coincides with the Ef in the emitter. This would ensure maximum injection current. 
 
Figure 6.9 Wavefunction transmission probability with (a) 1nm AlN barrier and (b) resonant tunnel 
barrier with 1nm GaN between the AlN 
Figure 6.9 shows the electron wavefunction near the Fermi-level for an emitter diode 
biased at maximum voltage. The insertion of a thin GaN layer in the AlN increases 
transmission probability by several orders of magnitude. This is clearly visible in Figure 6.10a 
where the peak transmission probability shifts closer to the Fermi-level as GaN layer thickness 
is increased. Beyond a certain GaN thickness, the lowest quasi-bound state shifts lower and a 
second quasi-bound state at high energy appears. The maximum current density calculated for  
  
 
 
Figure 6.10 (a) Transmission probability (redgreen is increasing GaN thickness, black is Fermi-Dirac 
distribution) (b) Maximum current density at different GaN interlayer thicknesses 
different GaN thicknesses (Figure 6.10b) shows the presence of an optimal thickness which 
can theoretically give current density ~ 0.8MA/cm2. 
 Another way of improving current density is to use a heterojunction emitter with a large 
ΔEc to GaN. In order to achieve a thermionic emission barrier using a heterojunction, graded 
layer need to be used. One example of such an emitter would be a graded and doped AlGaN 
layer followed by a constant composition AlGaN layer. This can result in a triangular barrier 
with potentially high current density. Graded InAlN could also serve as an emitter for a HET 
as it offers the advantage of lattice matching and large ΔEc. The major issue with such barriers 
though is the lack of a reliable base contact process. The selective etches used previously for 
the thin AlN emitter structure cannot work for a graded heterojunction emitter structure. 
Current density and base resistance can also be improved by lateral device scaling. Base 
contact resistance would need to be reduced by using regrowth[79]. Also, a self-aligned 
  
 
process will be required to reduce base access resistances. Emitter and collector resistances 
can be reduced by increasing n-type doping. Figure 6.11 shows what a scaled self-aligned HET 
structure for RF measurements might look like. 
 
Figure 6.11 Potential device structure of a RF III-N HET 
As collector thickness is increased, the capacitance and leakage reduce however the transit 
delay across the collector increases. This tradeoff exists both in HBTs and HETs for RF 
operation.  Since the drift velocity of electrons in the collector is low in GaN compared to other 
material systems, the collector delay will become more and more important as we try to push 
the device to higher frequencies.
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Process flow for HETs using the AlN etch stop and tunnel contact method. 
    Ga Face HET     
 Sample #      
 Grower      
       
1 Alignment Marks  GEETAK_HET_v3_P2 ALIGN (0, 3.4) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.5"   
 Bake 100°C  1'   
 Develop AZ300MIF  45"   
  DI  2'   
 Observe      
 Etch RIE#5 GEET_HPE 6' 70-75nm/min 
 PR Removal 1165 US 80°C 10'   
  IPA  3'   
  DI  3'   
       
2 Emitter etch  GEETAK_HET_v3_P2 EISOP (0, 0) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.2"   
 Bake 100°C  1'   
 Develop AZ300MIF  45"   
  DI  2'   
 Observe      
  
 
 Etch RIE#5 GEET_CLN    
   GEET_LPE  ~6nm/min  
       
       
 PR Removal 1165 US 80°C 10'   
  IPA  3'   
  DI  3'   
 AFM      
       
3 Pad Oxide  GEETAK_HET_v3_P2 PADOXN (3.4, -3.4) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR OCG825 5Krpm 30"   
  Bake 95°C 1'   
  Cool  1'   
  SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.5"   
 Bake 100°C  2'   
 Develop AZ300MIF:DI 2:1 1’30"   
  DI  2'   
 Observe      
 Oxide Ebeam#1 SiO2 200nm   
 Liftoff 
1165 
Down 80°C >2hrs   
  Spray with pipette    
  IPA  3'   
  DI  3'   
       
4 Base Isolation  GEETAK_HET_v3_P1 BISOP (3.4, 0) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.2"   
 Bake 100°C  1'   
 Develop AZ300MIF  45"   
  DI  2'   
  
 
 Observe      
 Etch RIE#5 GEET_HPE 3' 70-75nm/min 
 PR Removal 1165 US 80°C 10'   
  IPA  3'   
  DI  3'   
 AFM      
       
5 Contacts  GEETAK_HET_v3_P1 CCONT (3.4, -3.4) 
     ECONT (0, 0) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR OCG825 5Krpm 30"   
  Bake 95°C 1'   
  Cool  1'   
  SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.5"   
 Bake 100°C  2'   
 Develop AZ300MIF:DI 2:1 1’30"   
  DI  2'   
 Observe      
 Descum O2 300mT,100W 15"   
 HCl Dip HCl:DI 1:3  1'   
 Metal Deposition Ebeam#4 Al/Au 250/2500Å   
 Liftoff 
1165 
Down 80°C >2hrs   
  Spray with pipette    
  IPA  3'   
  DI  3'   
       
6 
Base Contact 
Etch  GEETAK_HET_v3_P1 BCONTN (-3.4, 0) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.2"   
 Bake 100°C  1'   
  
 
 Develop AZ300MIF  45"   
  DI  2'   
 Observe      
 Etch ICP#1 Clean 10'   
   Condition 2'   
   Etch    
       
 PR Removal 1165 US 80°C 10'   
  IPA  3'   
  DI  3'   
 AFM      
       
7 Base Contact  GEETAK_HET_v3_P1 BCONTN (-3.4, 0) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 RTA Test 400°C, N2 30"   
  Anneal 400°C, N2 10'   
 PR OCG825 5Krpm 30"   
  Bake 95°C 1'   
  Cool  1'   
  SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.5"   
 Bake 100°C  2'   
 Develop AZ300MIF:DI 2:1 1’30"   
  DI  2'   
 Observe      
 HCl Dip HCl:DI 1:3  1'   
 Metal Deposition Ebeam#4 Al/Au 250/2500Å   
 Liftoff 
1165 
Down 80°C >2hrs   
  Spray with pipette    
  IPA  3'   
  DI  3'   
 
Etch rates for various RIE and ICP etches used here are tabulated below. All these etches use 
a BCl3 pre-treatment to remove any oxide layers from the GaN surface. 
 
  
 
BCl3 Pre-treatment Power Pressure Flow Time 
RIE#5 High Power 100W 10mT 10 1’ 
RIE#5 Low Power 50W 10mT 10 2’ 
ICP#1 Low Power 200/60W 1.33Pa 10? 2’ 
 
Material Machine Gas Power Pressure Flow Rate Selectivity 
GaN RIE#5 Cl2 100W 10mT 10 70-
75nm/min 
None 
GaN RIE#5 BCl3/Cl2 15W 10mT 20/5 6nm/min None 
GaN ICP#1 BCl3/SF6 200/30W 5Pa 20/5 10nm/min >100 
GaN ICP#1 BCl3/SF6 200/60W 5Pa 20/5 35nm/min >100 
GaN ICP#2 BCl3/SF6 200/30W 5Pa 20/5 35nm/min >100 
 
The most critical part of the process is the selective etch. Typically epitaxial growth has ~10% 
error in layer thicknesses. The BCl3/Cl2 RIE before the selective etch should take this error 
into account and under-etch accordingly. Similarly, the amount of over-etch in the BCl3/SF6 
ICP etch should be governed by the error in layer thickness and etch selectivity. In general it 
is not advisable to over etch too much as the AlN layer is very thin and the post selective etch 
anneal step might etch some of the AlN. 
  
 
Stepper alignment usually drifts within a few days after the weekly calibration. Since 
the process is short enough to be finished in 3-4 days, it is advisable to time the process with 
the weekly stepper alignment. 
In addition to this, the mask is also capable of fabricating HETs with GSG contact pads. 
The additional steps are listed below. 
    
Ga Face HET GSG 
Pads     
 Sample #      
 Grower      
       
1 Oxide + Via  GEETAK_HET_v3_P2 VIA (-3.4, 3.4) 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 Oxide Deposition PECVD#1/2 200nm    
   
Co-Load Si 
Dummy    
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.2"   
 Bake 100°C  1'   
 Develop AZ300MIF  45"   
  DI  2'   
 Observe      
 Oxide Etch Cal ICP#1 Dummy Si SiOClnCt + SiOvert 
 Oxide Etch ICP#1 Real Sample   
 PR Removal 1165 US 80°C 10'   
  IPA  3'   
  DI  3'   
       
2 Pad Deposition  GEETAK_HET_v3_P1 
BONDPAD (-3.4, 
3.4) 
  
 
 Dies      
 Clean Acetone  3'   
  IPA  3'   
  DI  3'   
 Dehydration Bake 115°C 3'   
 PR HMDS 3krpm 30”   
  OCG825 5Krpm 30"   
  Bake 95°C 1'   
  Cool  1'   
  SPR 955 3Krpm 30"   
  Bake 90°C 1'   
  Cool  1'   
 Expose GCA6300  1.5"   
 Bake 100°C  2'   
 Develop AZ300MIF  1’30"   
  DI  2'   
 Observe      
 Descum O2 300mT,100W 15"   
 HCl Dip HCl:DI 1:3  1'   
 Metal Deposition Ebeam#4 Ti/Au 250/2500Å   
 Liftoff 1165 Down 80°C >2hrs   
  
Spray with 
pipette  10'   
  IPA  3'   
  DI  3'   
 
 
 
 
 
 
  
 
 
This appendix presents a discussion on the high-frequency potential of III-N based HETs. 
Presented below (Figure 9.1) is a charge control analysis of the HET which results in an 
equation for current gain cutoff frequency (fT). The power gain cutoff frequency (fMAX) 
equation can be derived from the small signal model. 
𝜏𝐵𝐸 =
∆𝑄𝐵𝐸
∆ 𝐸
≈
𝐶𝐵𝐸∆𝑉𝐵𝐸
∆ 𝐶
= 𝐶𝐵𝐸 (
𝑘𝐵𝑇
𝑞 𝐶
) = 𝐶𝐵𝐸 𝑒 
𝜏𝐵 =
∆𝑄𝐵
∆ 𝐶
=
𝑞(∆𝑛𝑡𝐵)
𝑞(∆𝑛𝑣𝐵)
=
𝑡𝐵
𝑣𝐵
 
𝜏𝐵𝐶 =
∆𝑄𝐵𝐶
∆ 𝐶
=
𝐶𝐵𝐶∆𝑉𝐵𝐶
∆ 𝐶
= 𝐶𝐵𝐶 (
∆𝑉𝐵𝐸 + ∆ 𝐶(𝑅𝐸 + 𝑅𝐶)
∆ 𝐶
) = 𝐶𝐵𝐶( 𝑒 + 𝑅𝐸 + 𝑅𝐶) 
𝜏𝐶 =
𝑡𝐶
2𝑣𝐶
 
1
2𝜋𝑓𝑇
= 𝜏 = 𝜏𝐵𝐸 + 𝜏𝐵 + 𝜏𝐵𝐶 + 𝜏𝐶 =
𝑡𝐵
𝑣𝐵
+
𝑡𝐶
2𝑣𝐶
+  𝑒(𝐶𝐵𝐸 + 𝐶𝐵𝐶) + 𝐶𝐵𝐶(𝑅𝐸 + 𝑅𝐶) 
 
 
Figure 9.1 Charge Control Analysis and the equations of fT and fMAX for a HET 
1
2 𝑓𝑇
=   𝑏 +  𝑐 +
𝑘𝑇
𝑞 𝑐
𝐶𝑗𝑒 + 𝐶𝑐𝑏 + 𝐶𝑐𝑏 (𝑅𝑒𝑥 + 𝑅𝑐)
RC1 RC2
𝑓𝑀𝐴𝑋 =
𝑓𝑇
  𝑅𝑏𝑏𝐶𝑐𝑏 
  
 
 
Figure 9.2 Layer structure of the III-N HET with the appropriate dimensions, resistances and 
capacitances 
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Figure 9.2 shows the layer structure of a typical III-N HET as discussed in Chapter 3. The 
device resistances and capacitances along with the appropriate dimensions are indicated. By 
doing TLM measurements of emitter, base and collector layers, the respective contact and sheet 
resistances can be extracted. In addition, using the layer thicknesses, the device capacitances 
can be estimated (assuming dielectric constant of 8). Figure 9.3 summarizes all the device 
parameters that are required for calculating the frequency performance. Some of these 
parameters like the velocity of hot electrons in the base is assumed from theoretical 
calculations found in literature. 
 
Figure 9.3 Device parameters of the III-N HET 
 
Dimensions
LE 2     μm
LBacc 1     μm
LBc 5     μm
LBm 1     μm
LCacc 1     μm
tB 4     nm
tC 100 nm
W 100 μm
Resistance
RBc 1445 Ω.μm
RBsh 3551 Ω/sq
REc 8370 Ω.μm
2
REvert 635   Ω.μm
2
RCc 140   Ω.μm
RCsh 27     Ω/sq
Capacitance
CBE 35.4 fF/μm
2
CBC 0.71 fF/μm
2
Others
vB 8x10
7 cm/s
vC 1x10
7 cm/s
JC 10      μA/μm
2
  
 
The current density is assumed to be 1kA/cm2 (or 10 μA/μm2). Using the parameters in Figure 
9.3, the device delays can be extracted. 
 
Figure 9.4 Device delays and estimation of high-frequency figures of merit for the III-N HET 
The calculated device delays show that RC1 is the dominant delay and RC2 is the second 
largest. The resulting fT is ~ 1GHz. The fMAX in reality is expected to be lower than the 
calculated value as the effect of degradation of RBsh due to emitter bias in the active device 
region has not been taken into account. In order to achieve a fT of 500GHz, the total device 
delays need to be ~ 0.32ps. Since the device structure at present is not optimized at all for high 
frequency, the total delay is orders of magnitude larger. To improve this, several changes (as 
discussed in Chapter 6) are required. The goal of this appendix is to estimate the effect of these 
changes on the high-frequency performance. 
Parameter Value Delay Value Percentage
τB 0.005  ps 0.003
τC 0.5       ps 0.3
CBE 7080 fF
RC1 106      ps 66.5CBC 1132  fF
IC 2        mA
RE 45      Ω
RC2 53        ps 33.1
RC 1.9     Ω
Total 160.4   ps
fT 0.99 GHz
fMAX 0.9 GHz
  
 
 Next step is to implement a scaled device structure with high emitter doping and 
regrown base contacts. In addition, modulation doping for high base charge is added to reduce 
the effect of RBsh degradation under bias. In order to model this effect, it is assumed that RBsh 
increases by 50% under the active device area under normal bias conditions. While this is not 
the most accurate way of modelling the device behavior, it captures some of the physics and is 
good enough for rough estimates. 
 
Figure 9.5 Device parameters of the III-N HET with scaled structure, high emitter doping, regrown base 
contacts, and modulation doped base 
Dimensions
LE 0.5     μm
LBacc 0.05   μm
LBc 0.5     μm
LBm 0.05   μm
LCacc 0.05   μm
tB 4 nm
tC 100 nm
W 2 μm
Resistance
RBc 200   Ω.μm
RBsh 2000 Ω/sq
REc 500 Ω.μm
2
REvert 10     Ω.μm
2
RCc 140   Ω.μm
RCsh 27     Ω/sq
Capacitance
CBE 35.4 fF/μm
2
CBC 0.71 fF/μm
2
Others
vB 8x10
7 cm/s
vC 1x10
7 cm/s
JC 50      μA/μm
2
  
 
 
Figure 9.6 Device delays and estimation of high-frequency figures of merit for the III-N HET 
As indicated in Figure 9.6, with scaling and higher doping, the RC2 component of delay is 
drastically reduced.  RC1 is lower mainly because of the higher current density used for this 
structure (~ 5kA/cm2). Base resistance doesn’t directly affect fT but can degrade current density 
by lateral resistive voltage drops. The higher current density assumed here is to take into 
account the reduction in base resistance. Theoretically, the maximum current density 
achievable using this structure is ~ 10kA/cm2. The reduction in base resistance by regrown 
contacts, modulation doping, and lateral scaling translates to a huge improvement in the device 
fMAX. This shows the importance of modulation doping for reduction in base resistance. 
Parameter Value Delay Value Percentage
τB 0.005 ps 0.02
τC 0.5     ps 2.3
CBE 35.4   fF
RC1 19.6   ps 91.4CBC 2.4     fF
IC 0.05   mA
RE 510    Ω
RC2 1.33   ps 6.2
RC 41      Ω
Total 21.5   ps
fT 7.4 GHz
fMAX 21.6 GHz
  
 
As parasitic resistances are reduced, the dominant delay quickly becomes RC1 due to 
the low current density in the device. Chapter 6 suggested the use of resonant tunneling to 
improve the current density to > 500kA/cm2. 
 
Figure 9.7 Device delays and estimation of high-frequency figures of merit for the III-N HET 
Figure 9.7 shows that RC1 drops by 2 orders of magnitude as the current density is increased 
by the same factor. This quickly makes RC2 and τC the dominant device delays. With 
appropriate lateral scaling and reduction in parasitic resistances, RC2 can also be made smaller 
than τC. 
 To summarize, this section showed that the total delay for the present III-N HET is ~ 
160ps. Total delay < 1ps is required for very high-frequency operation. In order to improve fT 
and fMAX, the key requirements are, 
Parameter Value Delay Value Percentage
τB 0.005 ps 0.2
τC 0.5     ps 24.6
CBE 35.4   fF
RC1 0.19   ps 9.7CBC 2.4     fF
IC 0.05   mA
RE 510    Ω
RC2 1.33   ps 65.4
RC 41      Ω
Total 2.03   ps
fT 78.4 GHz
fMAX 70 GHz
  
 
 Self-aligned process for small parasitic resistances and capacitances 
 High emitter doping 
 Regrown base contacts 
 Lateral scaling to improve fT and fMAX together 
 Modulation doped base for good fMAX 
 High current density enabled by resonant tunneling or heterojunction injection 
Most of these requirements can be satisfied by process and growth optimizations. While these 
optimizations are not trivial, they do not pose any fundamental challenges. The steps which 
are absolutely necessary are the modulation doped base and high current density emitter. 
Without these steps, the device will have fundamental limits on high-frequency performance. 
Chapter 6 has already discussed some ideas to achieve these steps. With these changes, it is 
possible to push the III-N HET to its high-frequency performance limits. 
